KR910005005Y1 - Horizontal synchronous signal detecting circuit - Google Patents

Horizontal synchronous signal detecting circuit Download PDF

Info

Publication number
KR910005005Y1
KR910005005Y1 KR2019880010688U KR880010688U KR910005005Y1 KR 910005005 Y1 KR910005005 Y1 KR 910005005Y1 KR 2019880010688 U KR2019880010688 U KR 2019880010688U KR 880010688 U KR880010688 U KR 880010688U KR 910005005 Y1 KR910005005 Y1 KR 910005005Y1
Authority
KR
South Korea
Prior art keywords
signal
absence
microcomputer
output
clamping
Prior art date
Application number
KR2019880010688U
Other languages
Korean (ko)
Other versions
KR900001918U (en
Inventor
김용현
최석기
Original Assignee
삼성전자 주식회사
안시환
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 안시환 filed Critical 삼성전자 주식회사
Priority to KR2019880010688U priority Critical patent/KR910005005Y1/en
Publication of KR900001918U publication Critical patent/KR900001918U/en
Application granted granted Critical
Publication of KR910005005Y1 publication Critical patent/KR910005005Y1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/04Synchronising
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/14Picture signal circuitry for video frequency region
    • H04N5/16Circuitry for reinsertion of dc and slowly varying components of signal; Circuitry for preservation of black or white level
    • H04N5/18Circuitry for reinsertion of dc and slowly varying components of signal; Circuitry for preservation of black or white level by means of "clamp" circuit operated by switching circuit

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)

Abstract

내용 없음.No content.

Description

마이컴선극방식 텔레비젼의 수평동기신호 유무판별회로Horizontal sync signal discrimination circuit of micom polarity type TV

첨부도면은 본 고안의 실시회로도.The accompanying drawings are embodiments of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

3 : 신호합성부 4 : 제어부3: signal synthesis unit 4: control unit

5 : 크램핑부 R1-R6: 저항5: clamping part R 1 -R 6 : resistance

ZD1, ZD2: 제너다이오드 D1: 다이오드ZD 1 , ZD 2 : Zener Diode D 1 : Diode

TR : 트랜지스터TR: Transistor

본 고안은 마이컴선극방식 텔레비젼에 있어서, 방송신호의 유무에 따라 세트 내에 항상 존재하는 수평동기신호를 마이컴에 선택적으로 인가시켜 줌으로서 수평동기신호의 유무에 따른 마이컴의 채널선극기능이 가능하도록 한 수평동기신호 유무판별회로에 관한 것이다.According to the present invention, in the microcomputer polar type television, the microchannel channel polar function according to the presence or absence of the horizontal synchronizing signal is selectively applied to the microcomputer by selectively applying the horizontal synchronizing signal always present in the set according to the presence or absence of the broadcasting signal. The present invention relates to a synchronization signal presence and absence circuit.

마이컴선극방식 텔레비젼은 패널선극에 필요한 마이컴의 동작조건이 방송신호의 유무상태가 마이컴에 입력되는 수평동기신호의 유무상태로서 만족된다.In the microcomputer predecessor type television, the operating conditions of the microcomputer required for the panel predecessor are satisfied as the presence or absence of the horizontal synchronization signal in which the presence or absence of a broadcast signal is input to the microcomputer.

그러나, 최근 텔레비젼의 다기능화추세에 따라 방송신호의 입력유무에 무관하게 세트 내부에 항상 수평동기 신호가 존재하는 회로시스템이 채용되고 있으며, 이와같은 회로 시스템을 사용하는 텔레비젼은 방송신호의 유무상태를 수평동기신호의 유무상태로서 판별하는 기존의 마이컴선극방식을 사용하지 못하는 폐단이 있다.However, according to the recent trend of multifunctional TV, a circuit system in which a horizontal synchronous signal is always present inside a set regardless of whether a broadcast signal is input or not has been adopted. There is a closed end that cannot use the existing microcomputer polarity method to discriminate whether there is a horizontal synchronization signal.

본 고안의 목적은 이와같은 폐단을 해결하기 위한 것으로, 방송신호와 무관하게 수평동기신호가 항상 존재하는 회로시스템을 채용하는 텔레비젼에 있어서, 방송신호의 유무상태에 따라 변화되는 로직신호에 의해 채널선극용 마이컴에 인가되는 수평동기신호를 스위칭해줌으로서 방송신호유무상태가 수평동기신호의 유무상태로 인식되는 채널선극용 마이컴의 동작조건을 만족시켜주도록 안출한 것으로서, 이하 본 고안의 구성 및 작용효과를 첨부도면에 의해 상세히 설명한다.An object of the present invention is to solve such a problem, and in a television adopting a circuit system in which a horizontal synchronous signal is always present irrespective of a broadcast signal, the channel line is changed by a logic signal that changes depending on the presence or absence of a broadcast signal. By switching the horizontal synchronous signal applied to the pole micom, it is designed to satisfy the operating conditions of the channel predecessor micom recognized as the presence or absence of the horizontal synchronous signal. It demonstrates in detail by an accompanying drawing.

본 고안의 수평동기신호 유무판별회로는 통상의 플라이백트랜스(2)에서 출력되는 플라이백펄스를 클램핑시킨 상태에서 통상의 수평동기신호발생기(1)에서 출력되는 수평동기신호와 합성시키는 신호합성부(3), 이 신호합성부(3)의 출력을 클램핑시켜 통상의 마이컴(6)의 수평동기신호입력단에 인가시키는 클램핑부(5), 그리고 방송신호유무에 따라 변화되는 로직신호에 의해 제어되어 상기의 신호합성부(3)의 출력을 스위칭하는 제어부(4)로 구성된다.The horizontal synchronizing signal presence / absence discrimination circuit of the present invention is a signal synthesizing unit for synthesizing with the horizontal synchronizing signal output from the conventional horizontal synchronizing signal generator 1 while clamping the flyback pulse output from the ordinary flyback transformer 2. (3) controlled by a clamping unit 5 for clamping the output of the signal synthesizing unit 3 and applying it to the horizontal synchronous signal input terminal of the conventional microcomputer 6, and a logic signal changed depending on the presence or absence of a broadcast signal. It consists of the control part 4 which switches the output of the said signal synthesis part 3. As shown in FIG.

본 고안의 실시예에 있어서, 신호 합성부(3)가 플라이백펄스 클램핑용 제너다이오드(ZD1) 및 분압저항(R3-R5)으로 구성되고, 클램핑부(5)가 제너다이오드(ZD2) 및 저항(R6)으로 구성되며, 제어부(4)가 스위칭트랜지스터(TR), 방송신호유무에 따른 로직신호를 이 스위칭트랜지스터(TR)의 베이스에 인가시키는 저항(R1)(R2) 및 역전류방지용 다이오드(D1)로 구성된다.In an embodiment of the present invention, the signal synthesizing portion 3 is composed of a zener diode ZD 1 for flyback pulse clamping and a voltage divider R 3 -R 5 , and the clamping portion 5 is a zener diode ZD. 2 ) and a resistor R 6 , and the control unit 4 applies a switching transistor TR and a logic signal according to the presence or absence of a broadcast signal to the base of the switching transistor TR R 1 (R 2 ). ) And reverse current prevention diode (D 1 ).

미설명 부호중 B+는 직류전원입력단자, a, b는 수평동기신호 발생기(1)의 신호출력단자이다.B + denotes a DC power input terminal and a and b denote signal output terminals of the horizontal synchronous signal generator 1.

이와같이 구성되는 본 고안에 있어서, 수평동기신호발생기(1)의 단자(a)를 통해서는 방송신호의 입력유무에 무관하게 수평동기 신호가 출력된다. 또한 플라이백트랜스(2)에서 출력되는 플라이백펄스는 신호합성부(3)내의 저항(R3) 및 제너다이오드(ZD1)를 통해 클램핑된 상태에서 수평동기신호와 합성된다.In the present invention configured as described above, the horizontal synchronous signal is output through the terminal a of the horizontal synchronous signal generator 1 regardless of whether a broadcast signal is input. In addition, the flyback pulses output from the flyback transformer 2 are synthesized with the horizontal synchronous signal in a clamped state through the resistor R 3 and the zener diode ZD 1 in the signal synthesis unit 3.

이와같은 상태에서 방송신호가 입력될 경우에는, 수평동기신호 발생기(1)의 단자(b)를 통해 출력되는 로직신호가 '하이'레벨로 되고, 이에 의해 제어부(4)내의 스위칭트랜지스터(TR)의 베이스 전압이 '하이'레벨로 되므로 이 트랜지스터(TR)가 '카트오프'된다.When the broadcast signal is input in such a state, the logic signal output through the terminal b of the horizontal synchronous signal generator 1 is at the 'high' level, whereby the switching transistor TR in the control unit 4 is made. Since the base voltage of the transistor becomes 'high' level, the transistor TR is 'carted off'.

따라서, 신호합성부(3)에서 출력되는 합성신호가 클램핑부(5) 내의 제너다이오드(ZD2) 및 저항(R6)에 의해 클램핑된 상태에서 마이컴(6)의 수평동기신호입력단으로 입력된다.Therefore, the composite signal output from the signal synthesizing unit 3 is input to the horizontal synchronous signal input terminal of the microcomputer 6 in the state of being clamped by the zener diode ZD 2 and the resistor R 6 in the clamping unit 5. .

한편, 방송신호무입력시에는 단자(b)를 통해 출력되는 로직신호가 '로우'레벨로 되는데, 이에 의해 제어부(4) 내의 트랜지스터(TR)의 베이스전압도 '로우'레벨로 되어 이 트랜지스터(TR)가 '턴온'된다.On the other hand, when the broadcast signal is not input, the logic signal output through the terminal b becomes 'low' level, whereby the base voltage of the transistor TR in the controller 4 also becomes 'low' level. TR) is 'turned on'.

따라서 신호합성부(3)에서 출력되는 합성신호가 트랜지스터(TR)를 통해 접지로 바이패스되므로 마이컴(6)의 수평동기신호입력단자로는 수평동기신호가 입력되지 않는다.Therefore, since the synthesized signal output from the signal synthesizing unit 3 is bypassed to the ground through the transistor TR, the horizontal synchronizing signal is not input to the horizontal synchronizing signal input terminal of the microcomputer 6.

이상과 같이 본 고안의 회로는 방송신호의 입력유무에 따라 마이컴(6)으로 수평동기신호가 입력되거나 입력되지 않게 됨으로서 마이컴(6)의 채널선극조건을 만족시키게 되므로, 세트내에 수평동기 신호가 항상 존재하는 시스템에도 마이컴선극방식을 채용할 수 있도록한 유용한 고안이다.As described above, the circuit of the present invention satisfies the channel polarity condition of the microcomputer 6 by inputting or not inputting the horizontal synchronization signal to the microcomputer 6 depending on the presence or absence of a broadcast signal. It is a useful design to adopt the microcomputer polarity method to the existing system.

Claims (2)

통상의 플라이백 트랜스(2)에서 출력되는 플라이백펄스를 클램핑시킨 상태에서 통상의 수평동기신호발생기(1)에서 출력되는 수평동기신호와 합성시키는 신호합성부(3)의 출력을 클램핑시켜 통상의 마이컴(6)의 수평동기신호입력단에 인가시키는 클램핑부(5), 그리고 방송신호유무에 따라 변화되는 로직신호에 의해 제어되어 상기의 신호합성부(3)의 출력을 스위칭하는 제어부(4)로 구성됨을 특징으로 하는 마이컴선극방식의 텔레비젼의 수평동기신호 유무판별회로.In the state of clamping the flyback pulse output from the normal flyback transformer 2, the output of the signal synthesizing unit 3 to be combined with the horizontal synchronizing signal output from the conventional horizontal synchronous signal generator 1 is clamped to To a control unit 4 which is controlled by a clamping unit 5 to be applied to the horizontal synchronization signal input terminal of the microcomputer 6 and a logic signal which changes according to the presence or absence of a broadcast signal to switch the output of the signal synthesis unit 3. A horizontal synchronizing signal presence and absence discrimination circuit of a microcomputer polarity type television characterized in that the configuration. 제 1 항에 있어서, 신호합성부(3)가 플라이백펄스 클램핑용 제너다이오드(ZD1) 및 분압저항(R3-R5)으로 구성되고, 클램핑부(5)가 제너다이오드(ZD2) 및 저항(R6)으로 구성되며, 제어부(4)가 스위칭트랜지스터(TR), 방송신호유무에 따른 로직신호를 이 스위칭트랜지스터(TR)의 베이스에 인가시키는 저항(R1)(R2) 및 역전류방지용 다이오드(D1)로 구성됨을 특징으로 하는 마이컴선극방식 텔레비젼의 수평동기신호 유무판별 회로.2. The signal synthesizing part (3) according to claim 1, wherein the signal synthesizing part (3) is composed of a zener diode (ZD 1 ) and a voltage divider (R 3 -R 5 ) for flyback pulse clamping, and the clamping part (5) is a zener diode (ZD 2 ). And a resistor (R 6 ), and the control unit (4) applies a switching transistor (TR), a resistor (R 1 ) (R 2 ) for applying a logic signal according to the presence or absence of a broadcast signal to the base of the switching transistor (TR), and A circuit for discriminating the presence or absence of a horizontal synchronous signal of a microcomputer polarity type television comprising a reverse current prevention diode (D 1 ).
KR2019880010688U 1988-06-30 1988-06-30 Horizontal synchronous signal detecting circuit KR910005005Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019880010688U KR910005005Y1 (en) 1988-06-30 1988-06-30 Horizontal synchronous signal detecting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019880010688U KR910005005Y1 (en) 1988-06-30 1988-06-30 Horizontal synchronous signal detecting circuit

Publications (2)

Publication Number Publication Date
KR900001918U KR900001918U (en) 1990-01-19
KR910005005Y1 true KR910005005Y1 (en) 1991-07-12

Family

ID=19277031

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019880010688U KR910005005Y1 (en) 1988-06-30 1988-06-30 Horizontal synchronous signal detecting circuit

Country Status (1)

Country Link
KR (1) KR910005005Y1 (en)

Also Published As

Publication number Publication date
KR900001918U (en) 1990-01-19

Similar Documents

Publication Publication Date Title
KR860003722A (en) Multi-Scan TV Receiver
KR950016231A (en) Video jack automatic recognition circuit
US5119177A (en) Automatic 3-mode switching circuit of a color television set
KR910005005Y1 (en) Horizontal synchronous signal detecting circuit
US4680511A (en) Video apparatus for generating a conductively isolated control signal
KR910005927Y1 (en) Micom control circuit for tv
KR850006813A (en) Multi-scan speed deflection circuit for video display devices
GB2293057A (en) Controller for a microwave oven
KR910005929Y1 (en) Tv channel selecting control circuit
KR200161219Y1 (en) A circuit to perevent monitor from malfunction during mode switching
KR920017443A (en) TV receiver
KR940008703Y1 (en) Apparatus for eliminating noise when switching between multi modes in tv receiver
KR920002236Y1 (en) Switching circuit
KR960006106Y1 (en) On screen display stability circuit
KR0145891B1 (en) The integrated circuit for color signal process with system director
KR930003450Y1 (en) Tv channel display circuit
KR960009708Y1 (en) Auto-switching circuit of tv/video mode
KR880002086Y1 (en) Image power modulating circuit of audio/video
KR880003150Y1 (en) System switching and display circuit of multisystem television
KR820000442B1 (en) Tuning voltage display device for a color television receiver with an electronic tuner
KR100204232B1 (en) An automatic power saving circuit of multimedia image display unit
KR960010223Y1 (en) Mode control circuit for monitor
KR890004970Y1 (en) Automatic turn-on circuit for remocon
KR960007564Y1 (en) A circuit for sensing over a.b.l current
KR0118645Y1 (en) Video character mixer circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19980626

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee