KR910003648U - Tuning point display circuit during tuning - Google Patents
Tuning point display circuit during tuningInfo
- Publication number
- KR910003648U KR910003648U KR2019890009973U KR890009973U KR910003648U KR 910003648 U KR910003648 U KR 910003648U KR 2019890009973 U KR2019890009973 U KR 2019890009973U KR 890009973 U KR890009973 U KR 890009973U KR 910003648 U KR910003648 U KR 910003648U
- Authority
- KR
- South Korea
- Prior art keywords
- tuning
- display circuit
- circuit during
- point display
- tuning point
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
- H03J1/00—Details of adjusting, driving, indicating, or mechanical control arrangements for resonant circuits in general
- H03J1/02—Indicating arrangements
- H03J1/04—Indicating arrangements with optical indicating means
- H03J1/045—Indication of the tuning band, the bandwidth, tone control, the channel number, the frequency, or the like
- H03J1/047—Indication of the tuning band, the bandwidth, tone control, the channel number, the frequency, or the like using electronic means, e.g. LED's
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
- H04N5/50—Tuning indicators; Automatic tuning control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
- H04N5/52—Automatic gain control
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Dc-Dc Converters (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019890009973U KR920001386Y1 (en) | 1989-07-06 | 1989-07-06 | Tuning point display circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019890009973U KR920001386Y1 (en) | 1989-07-06 | 1989-07-06 | Tuning point display circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR910003648U true KR910003648U (en) | 1991-02-27 |
KR920001386Y1 KR920001386Y1 (en) | 1992-02-22 |
Family
ID=19288080
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019890009973U KR920001386Y1 (en) | 1989-07-06 | 1989-07-06 | Tuning point display circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR920001386Y1 (en) |
-
1989
- 1989-07-06 KR KR2019890009973U patent/KR920001386Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR920001386Y1 (en) | 1992-02-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69029502T2 (en) | Electronic sphygmomanometer | |
DE69029468T2 (en) | Integrated circuit arrangement | |
KR900016210U (en) | Electronic switch | |
FR2647984B1 (en) | IMPROVED PHASE CIRCUIT | |
DE69024687D1 (en) | Automatic frequency tuning circuit | |
DE69022126T2 (en) | Frequency divider circuit. | |
DE69024576T2 (en) | Mode selector circuit | |
DE69029305D1 (en) | Circuit breaker | |
DE69031326T2 (en) | Driver circuit | |
KR910003648U (en) | Tuning point display circuit during tuning | |
FR2648943B1 (en) | SAMPLE-LOCKER CIRCUIT | |
KR900001984U (en) | Display circuit during constant tuning | |
KR900012416A (en) | Oscillator circuit | |
DE59010443D1 (en) | Integrated circuit arrangement | |
KR910001488U (en) | Boot-disk driver selection circuit | |
KR880003530U (en) | Tuning display circuit | |
DE69031827T2 (en) | TUNING DETECTOR CIRCUIT | |
KR910006594U (en) | Display circuit of the screen operation part | |
KR910004906U (en) | Squelch circuit | |
DE4090507T1 (en) | OSCILLATOR CIRCUIT | |
KR900019452U (en) | Frequency detection circuit | |
KR910001751U (en) | Clock division selection circuit | |
KR900019472U (en) | Noagate circuit | |
KR910009675U (en) | Multi-function mode display circuit | |
KR910006493U (en) | Muting circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20030129 Year of fee payment: 12 |
|
LAPS | Lapse due to unpaid annual fee |