KR910002133A - Noise Muting and Constant Voltage Control Circuit - Google Patents

Noise Muting and Constant Voltage Control Circuit Download PDF

Info

Publication number
KR910002133A
KR910002133A KR1019890009345A KR890009345A KR910002133A KR 910002133 A KR910002133 A KR 910002133A KR 1019890009345 A KR1019890009345 A KR 1019890009345A KR 890009345 A KR890009345 A KR 890009345A KR 910002133 A KR910002133 A KR 910002133A
Authority
KR
South Korea
Prior art keywords
constant voltage
control circuit
voltage control
noise muting
voltage output
Prior art date
Application number
KR1019890009345A
Other languages
Korean (ko)
Other versions
KR920004925B1 (en
Inventor
최두환
이한승
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019890009345A priority Critical patent/KR920004925B1/en
Publication of KR910002133A publication Critical patent/KR910002133A/en
Application granted granted Critical
Publication of KR920004925B1 publication Critical patent/KR920004925B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L5/00—Automatic control of voltage, current, or power

Landscapes

  • Amplifiers (AREA)

Abstract

내용 없음No content

Description

잡음뮤팅 및 정전압 제어회로Noise Muting and Constant Voltage Control Circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명 블로구성도,1 is a blow configuration of the present invention,

제2도는 본 발명의 상세회로도,2 is a detailed circuit diagram of the present invention;

제3도는 전원 ON/OFF시 본발명의 각부의 출력파형도이다.3 is an output waveform diagram of each part of the present invention at power ON / OFF.

Claims (1)

공급전원(Vcc)이 전원입력단자(T1)와 콘덴서(C1)를 통해 인가되는 저항(R1, R2)과 콘덴서(2), 다이오드(D1, D2) 및 트랜지스터(Q1)로 구성된 시간발생회로부(1)에다 저항(R3, R4)과 다이오드(D3) 및 비교기(A1)로 구성되는 비교회로부(2)를 연결함과 더불어 저항(R5, R6)과 비교기(A2)로 구성되는 정전압제어회로부(3)를 연결하고, 이 정전압제어회로부(3)에 저항(R7)과 트랜지스터(Q2, Q3)로 구성되는 정전압출력회로부(4)를 연결함과 더불어 트랜지스터(Q4, Q5)와 정전압회로(S)로 구성되는 정전압출력회로부(5)를 연결하며, 상기 정전압출력회로부(4, 5)를 상호연결한 잡음뮤팅 및 정전압제어회로.The supply power (Vcc) is applied through the power input terminal (T 1 ) and the capacitor (C 1 ), resistors (R 1 , R 2 ), capacitor (2), diode (D 1 , D 2 ), and transistor (Q 1). The resistors R 5 and R 6 are connected to the time generation circuit unit 1 composed of the resistor R 3 and R 4 and the comparison circuit unit 2 composed of the diode D 3 and the comparator A 1 . ) And a constant voltage control circuit section 3 composed of a comparator A 2 and a constant voltage output circuit section 4 composed of a resistor R 7 and transistors Q 2 and Q 3 . ) And a constant voltage output circuit section 5 consisting of transistors Q 4 and Q 5 and a constant voltage circuit S, and noise muting and constant voltage interconnecting the constant voltage output circuit sections 4 and 5. Control circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890009345A 1989-06-30 1989-06-30 Noise muting and constant voltage control circuit KR920004925B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890009345A KR920004925B1 (en) 1989-06-30 1989-06-30 Noise muting and constant voltage control circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890009345A KR920004925B1 (en) 1989-06-30 1989-06-30 Noise muting and constant voltage control circuit

Publications (2)

Publication Number Publication Date
KR910002133A true KR910002133A (en) 1991-01-31
KR920004925B1 KR920004925B1 (en) 1992-06-22

Family

ID=19287740

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890009345A KR920004925B1 (en) 1989-06-30 1989-06-30 Noise muting and constant voltage control circuit

Country Status (1)

Country Link
KR (1) KR920004925B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106658302B (en) * 2016-11-02 2020-01-03 北京中星微电子有限公司 Method for suppressing Pop noise in chip audio processing

Also Published As

Publication number Publication date
KR920004925B1 (en) 1992-06-22

Similar Documents

Publication Publication Date Title
KR880012009A (en) BiMOS logic circuit
KR910008978A (en) Output circuit
KR910005574A (en) Constant voltage circuit
KR910002133A (en) Noise Muting and Constant Voltage Control Circuit
KR830006990A (en) Constant current circuit
KR880012011A (en) Logic circuit
KR900004096A (en) Amplification circuit
KR890003112A (en) Constant voltage circuit
KR910010705A (en) Semiconductor integrated circuit
KR900001127A (en) Clamp Circuit
KR930011274A (en) Input circuit
KR900013722A (en) A / D converter circuit using neural network
KR910010860A (en) Output circuit
KR880008528A (en) Ultra-short current pulse generator circuit that can be integrated
KR920015728A (en) Voltage level detection circuit
KR940004963A (en) Maximum value circuit
KR890011194A (en) Power supply voltage follower circuit
KR940020588A (en) Power transistor
KR860003707A (en) Voltage controlled oscillator
KR940004964A (en) Minimum value circuit
KR900004094A (en) Current output comparison device
KR900011145A (en) Pop Noise Reduction Circuit
KR890013848A (en) IC overvoltage protection circuit
KR900005695A (en) Schmitt Trigger's Noise Immunity Improvement Circuit
KR900005701A (en) High Speed Level Shift Circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070514

Year of fee payment: 16

LAPS Lapse due to unpaid annual fee