KR900019379A - Digital high frequency glitch noise removal method by current feedback method - Google Patents

Digital high frequency glitch noise removal method by current feedback method Download PDF

Info

Publication number
KR900019379A
KR900019379A KR1019890006261A KR890006261A KR900019379A KR 900019379 A KR900019379 A KR 900019379A KR 1019890006261 A KR1019890006261 A KR 1019890006261A KR 890006261 A KR890006261 A KR 890006261A KR 900019379 A KR900019379 A KR 900019379A
Authority
KR
South Korea
Prior art keywords
glitch noise
current feedback
high frequency
digital high
noise removal
Prior art date
Application number
KR1019890006261A
Other languages
Korean (ko)
Other versions
KR910009085B1 (en
Inventor
배동화
정현
이정순
Original Assignee
이충희
한국표준연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이충희, 한국표준연구소 filed Critical 이충희
Priority to KR1019890006261A priority Critical patent/KR910009085B1/en
Publication of KR900019379A publication Critical patent/KR900019379A/en
Application granted granted Critical
Publication of KR910009085B1 publication Critical patent/KR910009085B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

내용 없음No content

Description

전류궤환방식에 의한 디지탈 고주파 글리치노이즈 제거방법Digital high frequency glitch noise removal method by current feedback method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 알고리즘을 나타내는 회로도, 제2도는 a, b, c는 본 발명의 알고리즘을 설명하는 원리도.1 is a circuit diagram illustrating an algorithm of the present invention, and FIG. 2 is a, b, and c diagrams illustrating the algorithm of the present invention.

Claims (1)

전자회로 및 글리치노이즈제거용IC내부회로에 있어서 글리치노이즈 출력단(1)을 글리치노이즈 제거회로입력단(2)에 연결하고 이를 2개의 인버터(INVERTER) 및 난-인버터(NON-INVERTER) 버터 게이트(3) (3´)의 출력단(4)을 경유하여 다음 회로의 입력단(6)에 연결하되 글리치노이즈 제거회로 출력단(4)와 입력단(2) 사이에 전류궤환통로(5)를 연결함으로서 글리치노이즈가 글리치노이즈 출력단(1)으로 싱크(SINK)하여 제거 되게함을 특징으로하는 전류궤환방식에 의한 디지탈 고주파 글리치노이즈 제거방법.In the electronic circuit and the IC internal circuit for glitch noise elimination, the glitch noise output terminal 1 is connected to the glitch noise elimination circuit input terminal 2, which is connected to two inverters and a non-inverter butter gate (3). G) To connect the input circuit (6) of the next circuit via the output terminal (3) of (3´), connect the current feedback path (5) between the output terminal (4) and the input terminal (2) of the glitch noise A method of removing digital high frequency glitches by a current feedback method, characterized in that the signal is removed by sinking to the glitch noise output terminal (1). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890006261A 1989-05-10 1989-05-10 Digital high-frequency glitch noise eliminating method by current feed back KR910009085B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890006261A KR910009085B1 (en) 1989-05-10 1989-05-10 Digital high-frequency glitch noise eliminating method by current feed back

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890006261A KR910009085B1 (en) 1989-05-10 1989-05-10 Digital high-frequency glitch noise eliminating method by current feed back

Publications (2)

Publication Number Publication Date
KR900019379A true KR900019379A (en) 1990-12-24
KR910009085B1 KR910009085B1 (en) 1991-10-28

Family

ID=19286070

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890006261A KR910009085B1 (en) 1989-05-10 1989-05-10 Digital high-frequency glitch noise eliminating method by current feed back

Country Status (1)

Country Link
KR (1) KR910009085B1 (en)

Also Published As

Publication number Publication date
KR910009085B1 (en) 1991-10-28

Similar Documents

Publication Publication Date Title
KR900005264A (en) Clock Signal Switching Circuit and Its Switching Method
KR920000072A (en) Semiconductor integrated circuit
KR950009450A (en) Data Synchronization System and Method
KR840001034A (en) Noise reduction circuit
KR950016003A (en) Variable Propagation Delay Digital Signal Inverter
KR870009528A (en) Buffer circuit
KR910017809A (en) Digital signal processor
KR940000253Y1 (en) Nmos exclusive or gate circuit
KR910008964A (en) Frequency division circuits where the division ratio can be changed
KR910002107A (en) Frequency characteristic correction circuit
KR900013727A (en) Digital / Analog Converter
KR900019379A (en) Digital high frequency glitch noise removal method by current feedback method
MY123222A (en) Tuner circuit.
KR910006964A (en) Noise Reduction Circuit
MY120643A (en) High q gyrator structures
KR900012425A (en) Gate generator
KR900003725A (en) Input Circuits Performing Test Mode Functions
ATE480046T1 (en) CIRCUIT FOR GENERATING AN INVERTED DIGITAL SIGNAL WITH MINIMUM TIME DELAY BETWEEN THE ORIGINAL SIGNAL AND THE INVERTED SIGNAL
KR0149582B1 (en) Noise filter circuit
KR960039631A (en) Glitch Eliminator for Logic Circuits
KR970008878A (en) Clock switching circuit
KR900013723A (en) All-parallel A / D converter circuit with variable device parameters (W / L) of MOST
KR910013593A (en) Circuit Arrangement Method for Improving Latch-up of CMOS Devices
KR970029819A (en) Clock Skew Canceller
JPS571975A (en) Logical inspection apparatus

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19990706

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee