KR900008031Y1 - Computer protecting circuit in monitor-off - Google Patents

Computer protecting circuit in monitor-off Download PDF

Info

Publication number
KR900008031Y1
KR900008031Y1 KR2019870023887U KR870023887U KR900008031Y1 KR 900008031 Y1 KR900008031 Y1 KR 900008031Y1 KR 2019870023887 U KR2019870023887 U KR 2019870023887U KR 870023887 U KR870023887 U KR 870023887U KR 900008031 Y1 KR900008031 Y1 KR 900008031Y1
Authority
KR
South Korea
Prior art keywords
monitor
computer
power
transistor
relay
Prior art date
Application number
KR2019870023887U
Other languages
Korean (ko)
Other versions
KR890014181U (en
Inventor
최병열
Original Assignee
주식회사 금성사
최근선
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사, 최근선 filed Critical 주식회사 금성사
Priority to KR2019870023887U priority Critical patent/KR900008031Y1/en
Publication of KR890014181U publication Critical patent/KR890014181U/en
Application granted granted Critical
Publication of KR900008031Y1 publication Critical patent/KR900008031Y1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/266Arrangements to supply power to external peripherals either directly from the computer or under computer control, e.g. supply of power through the communication port, computer controlled power-strips

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)

Abstract

내용 없음.No content.

Description

모니터의 오프시 컴퓨터 보호회로Computer protection circuit when the monitor is off

제 1 도는 종래의 모니터와 컴퓨터 전원회로 구성도.1 is a block diagram of a conventional monitor and computer power supply circuit.

제 2 도는 본 고안에 따른 모니터의 오프시 컴퓨터 보호 회로도.2 is a computer protection circuit diagram of the monitor off in accordance with the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

3 : 모니터 7 : 컴퓨터의 전원단3: monitor 7: power to computer

Q1,Q2: 트랜지스터 R1,R2: 저항Q 1 , Q 2 : Transistors R 1 , R 2 : Resistance

C1: 콘덴서 RL1: 릴레이C 1 : Capacitor RL 1 : Relay

S2: 릴레이스위치 S1: 모니터의 전원 스위치S 2 : Relay switch S 1 : Power switch of monitor

본 고안은 모니터 오프시 컴퓨터 보호회로에 관한 것으로 특히 검퓨터의 "온"상태에서 모니터가 오프되지 않도록하여 컴퓨터의 프로그램 보호에 적당하도록한 모니터의 오프시 컴퓨터 보호회로에 관한 것이다.The present invention relates to a computer protection circuit when the monitor is off, and more particularly to a computer protection circuit when the monitor is off to prevent the monitor from turning off in the "on" state of the computer.

종래의 컴퓨터를 연결하여 사용하는 모니터에 있어서, 전원회로의 블록구성은 제 1 도에서 보는 바와같이, 교류전원입력코드(1,4)가 각각의 전원장치(2,5)에 의해 모니터(3)와 컴퓨터(6)에 각각 연결되어 모니터(3)와 컴퓨터(6)가 상호 연결되는 구성으로, 각각의 교류전원 입력코드(1,4)와 전원장치(2,5)에 의해 모니터(3)와 컴퓨터(6)로 각각 전원이 인가되도록 되어 있으므로 컴퓨터(6)의 전원이 켜진 상태에서도 모니터(3)의 전원이 온/오프 가능하게 구성되어 있다.In a monitor using a conventional computer connected to it, the block configuration of the power supply circuit is as shown in FIG. 1, wherein the AC power input codes 1 and 4 are connected to the monitor 3 by the respective power supply devices 2 and 5, respectively. ) Is connected to the computer 6 and the monitor 3 and the computer 6 are interconnected, respectively, the monitor (3) by the AC power input code (1, 4) and the power supply (2, 5) And power supply to the computer 6, respectively, so that the power of the monitor 3 can be turned on / off even when the computer 6 is turned on.

그러므로 컴퓨터가 동작되고 있는 중에도 모니터의 전원 온/오프가 가능하게 되어 있으므로 모니터의 전원 온/오프시에 발생하는 펄스 성분의 잡음이 컴퓨터에 인가되어 컴퓨터의 수행중인 프로그램에 에러가 발생되게 되었으며, 또한 컴퓨터 내부에는 회로소자가 논리회로로 많이 구성되어 있기 때문에 모니터의 온/오프시 펄스 노이즈에 의해 컴퓨터 자체가 고장나는 등의 문제점이 있었다.Therefore, the monitor can be turned on and off even while the computer is running. Therefore, the noise of the pulse component generated when the monitor is turned on or off is applied to the computer, and an error occurs in the program being executed. Since there are many circuit elements inside the computer, there is a problem that the computer itself is broken by pulse noise when the monitor is turned on or off.

이에 본 고안은 상기한 문제점을 개선시키기 위해 안출된 것으로써, 간단한 회로를 연결구성시켜 컴퓨터의 "온"상태에서는 모니터가 오프되지 않고 항상 구동되도록 하여 컴퓨터를 보호하도록 한 것으로, 이하 그의 기술 구성을 첨부된 도면을 따라 설명하면 다음과 같다.The present invention has been made to improve the above problems, by connecting a simple circuit to protect the computer by always running the monitor is not off in the "on" state of the computer. Referring to the accompanying drawings as follows.

제 2 도는 본 고안에 따른 모니터의 오프시 컴퓨터 보호회로를 나타낸 것으로 그의 연결구성을 살펴보면, 컴퓨터의 전원단(7)은 저항(R1)과 콘덴서(C1)를 거쳐 에미터접지의 트랜지스터(Q1) 베이스에 접속되고 트랜지스터(Q1)의 콜렉터는 저항(R2)을 거쳐 전원단(B+)에 접속되며 동시에 콜렉터 접지의 트랜지스터(Q2)베이스에 접속되고, 상기 트랜지스터(Q2)의 에미터는 릴레이(RL1)를 거쳐 전원단(B+)에 접속되고 릴레이(RL1)의 스위치(S2) 양단은 모니터 전원 스위치(S1)에 의해 모니터(3)에 접속되는 구성으로, 상기 회로 구성의 동작 상태 및 작용효과를 첨부된 도면에 따라 설명하면 다음과 같다.2 shows a computer protection circuit when the monitor is turned off according to the present invention. Looking at the connection configuration thereof, the power supply terminal 7 of the computer passes through a resistor R 1 and a capacitor C 1 . Q 1 ) is connected to the base and the collector of the transistor Q 1 is connected to the power supply terminal B + via the resistor R 2 and at the same time to the transistor Q 2 base of the collector ground, the transistor Q 2 the emitter of the relay via a (RL 1) is connected to the power supply terminal (B +) as a configuration in which both ends of the switch (S 2) of the relay (RL 1) is connected to the monitor 3 by the monitor power switch (S 1), Operation state and effect of the circuit configuration will be described with reference to the accompanying drawings.

제 2 도에서 컴퓨터의 전원이 켜지면 컴퓨터의 전원출력단(7)으로 높은 전원이 출력되어 저항(R1)을 거쳐 콘덴서(C1)에 충전되게 되므로 전원이 인가될 때에만 트랜지스터(Q1)가 구동하게 되고 트랜지스터(Q2)가 구동하게 되어 릴레이(RL1)는 작동시키게 된다.In FIG. 2, when the power of the computer is turned on, high power is outputted to the power output terminal 7 of the computer and charged to the capacitor C 1 through the resistor R 1 , so that the transistor Q 1 only when the power is applied. Is driven and the transistor Q 2 is driven so that the relay RL 1 is activated.

상기 릴레이(RL1)의 동작에 따라 그의 코일에 전류가 흘러 스위치(S2)를 온시키게 되는데, 이때 릴레이(RL1) 스위치(S2)는 모니터의 전원스위치(S1)와 병렬로 연결되어 있으므로 릴레이(RL1)의 스위치(S2)가 "온"된 상태에서도 모니터의 전원스위치(S2)가 오프되더라도 모니터(3)에는 전원이 릴레이(RL1)의 스위치(S2)를 통해 계속적으로 인가되게 된다.There is thereby turning on the switch (S 2), the current flowing in its coil in accordance with the operation of the relay (RL 1), wherein the relay (RL 1) switch (S 2) is connected in parallel with the power switch (S 1) of the monitor Therefore, even if the power switch S 2 of the monitor is turned off even when the switch S 2 of the relay RL 1 is "on", the power supply to the monitor 3 switches S 2 of the relay RL 1 . Is continuously applied.

그러므로 컴퓨터의 전원을 오프시켜야만 모니터의 전원이 오프된다.Therefore, you must turn off the computer to turn off the monitor.

이때 상기 모니터의 전원스위치(S1)를 온시키면 기존의 제 1 도에서와 같이 모니터(3)에 전원이 별도로 인가되게 된다.In this case, when the power switch S 1 of the monitor is turned on, power is separately applied to the monitor 3 as shown in FIG. 1.

따라서 본 고안에 따른 모니터의 오프시 컴퓨터 보호회로는 이상의 설명에서와 같이, 컴퓨터의 전원이 온된 상태에서는 모니터의 전원이 오프되지 않도록 하므로서 컴퓨터의 프로그램 및 내부부품의 파손을 방지시켜 컴퓨터 제품의 신뢰도를 향상시키는 효과를 갖게 된다.Therefore, the computer protection circuit when the monitor is off according to the present invention, as described above, so that the power of the monitor is not turned off when the power of the computer is turned on, thereby preventing damage to programs and internal components of the computer to improve the reliability of the computer product It has the effect of improving.

Claims (1)

컴퓨터의 전원단(7)은 저항(R1)과 콘덴서(C1)를 거쳐 에미터 접지의 트랜지스터(Q1)베이스에 접속되고트랜지스터(Q1)의 콜렉터는 저항(R2)을 거쳐 전원단(B+)에 접속되며 동시에 콜렉터 접지의 트랜지스터(Q2)베이스에 접속되고, 상기 트랜지스터(Q2)의 에미터는 릴레이(RL1)를 거쳐 전원단(B+)에 접속되고 릴레이(RL1) 스위치(S2)는 모니터의 전원스위치(S1)와 병렬로 모니터(3)에 접속되어 컴퓨터의 "온"상태에서 모니터가 오프되지 않도록 구성한 것을 특징으로 하는 모니터의 오프시 컴퓨터 보호회로.The power supply terminal 7 of the computer is connected to the base of the transistor Q 1 of the emitter ground via a resistor R 1 and a capacitor C 1 , and the collector of the transistor Q 1 is supplied via a resistor R 2 . stage (B +) is connected is connected at the same time the transistor (Q 2) the base of the collector grounded, via the emitter of the relay (RL 1) of said transistor (Q 2) is connected to the power supply terminal (B +) relay (RL 1) Switch (S 2 ) is connected to the monitor (3) in parallel with the monitor power switch (S 1 ) is configured to prevent the monitor from being turned off in the "on" state of the computer, computer protection circuit when the monitor off.
KR2019870023887U 1987-12-30 1987-12-30 Computer protecting circuit in monitor-off KR900008031Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019870023887U KR900008031Y1 (en) 1987-12-30 1987-12-30 Computer protecting circuit in monitor-off

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019870023887U KR900008031Y1 (en) 1987-12-30 1987-12-30 Computer protecting circuit in monitor-off

Publications (2)

Publication Number Publication Date
KR890014181U KR890014181U (en) 1989-08-10
KR900008031Y1 true KR900008031Y1 (en) 1990-09-03

Family

ID=19271095

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019870023887U KR900008031Y1 (en) 1987-12-30 1987-12-30 Computer protecting circuit in monitor-off

Country Status (1)

Country Link
KR (1) KR900008031Y1 (en)

Also Published As

Publication number Publication date
KR890014181U (en) 1989-08-10

Similar Documents

Publication Publication Date Title
KR940017212A (en) Control Electrode Disable Circuit for Power Transistors
KR900008031Y1 (en) Computer protecting circuit in monitor-off
JPS5814623A (en) Device for protecting shortcircuit of electric load
US5548462A (en) Protective circuit
KR860002286Y1 (en) Overvoltage protective circuit
KR100195527B1 (en) Circuit for protection against negative overvoltage across the power supply of an integrated curcuit comprising a power device with a related control circuit
KR930001681Y1 (en) Tr protective circuit
KR890006239Y1 (en) Band converting circuits of tuner
KR970077870A (en) Drive control circuit of the motor
KR890005908Y1 (en) Overload protective circuit
KR940005432B1 (en) Surface mounting device mounter for tact time shortening method
KR940007687Y1 (en) Controller security device
KR910003031Y1 (en) Reset circuit
KR790001124B1 (en) Protective circuit for overload
KR920013841A (en) Voltage / Current Characteristic Control Circuits Specially Protect Power Transistors
KR910001073Y1 (en) Dc - dc converter
KR900009468Y1 (en) Overload protective circuit
KR960026785A (en) Semiconductor device
SU1649653A1 (en) Transistorized key
KR890013848A (en) IC overvoltage protection circuit
KR920000251Y1 (en) Surge protective circuit
KR900002159Y1 (en) Mistaking control circuit for electronic range
KR930004805Y1 (en) Inverter circuit
SU845285A1 (en) Transistorized switch
KR900008957Y1 (en) Error protecting circuit of micro-computer

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19930329

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee