KR900007630U - TTI internal output circuit with reduced logic amplitude change - Google Patents

TTI internal output circuit with reduced logic amplitude change

Info

Publication number
KR900007630U
KR900007630U KR2019880015301U KR880015301U KR900007630U KR 900007630 U KR900007630 U KR 900007630U KR 2019880015301 U KR2019880015301 U KR 2019880015301U KR 880015301 U KR880015301 U KR 880015301U KR 900007630 U KR900007630 U KR 900007630U
Authority
KR
South Korea
Prior art keywords
output circuit
amplitude change
internal output
logic amplitude
reduced logic
Prior art date
Application number
KR2019880015301U
Other languages
Korean (ko)
Other versions
KR930004715Y1 (en
Inventor
박용승
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019880015301U priority Critical patent/KR930004715Y1/en
Publication of KR900007630U publication Critical patent/KR900007630U/en
Application granted granted Critical
Publication of KR930004715Y1 publication Critical patent/KR930004715Y1/en

Links

KR2019880015301U 1988-09-16 1988-09-16 Ttl output circuit decreased logic amplitude change KR930004715Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019880015301U KR930004715Y1 (en) 1988-09-16 1988-09-16 Ttl output circuit decreased logic amplitude change

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019880015301U KR930004715Y1 (en) 1988-09-16 1988-09-16 Ttl output circuit decreased logic amplitude change

Publications (2)

Publication Number Publication Date
KR900007630U true KR900007630U (en) 1990-04-04
KR930004715Y1 KR930004715Y1 (en) 1993-07-22

Family

ID=19279451

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019880015301U KR930004715Y1 (en) 1988-09-16 1988-09-16 Ttl output circuit decreased logic amplitude change

Country Status (1)

Country Link
KR (1) KR930004715Y1 (en)

Also Published As

Publication number Publication date
KR930004715Y1 (en) 1993-07-22

Similar Documents

Publication Publication Date Title
DE68912277D1 (en) Output buffer circuit.
DE68907130D1 (en) INTEGRATED ENGINE WITH MULTIPLE FUNCTION.
DE69231612D1 (en) Integrated circuit with programmable output
DE68922079D1 (en) Electronic wake-up signal generator.
NO893035D0 (en) POLYESTERS CONNECTED WITH AN ETERBRO.
KR900011154A (en) Logic level conversion circuit
DE68914906D1 (en) Speedometer with semiconductor laser.
DE68928959D1 (en) Logic circuitry
DE68926518D1 (en) Flip-flop circuit
DE68910413D1 (en) Output circuit.
DE68901259D1 (en) DIMENSION MEASURING CHAIN WITH LINEAR OUTPUT.
DE68919404D1 (en) Semiconductor memory with serial input / serial output.
DE68915351D1 (en) Output circuit.
DE68923668D1 (en) Output device.
DE68908318D1 (en) SEMICONDUCTOR MEMORY WITH SERIAL INPUT / OUTPUT.
DE68923334D1 (en) Power switch logic circuit with controlled output signal levels.
DE68906739D1 (en) LINEAR IMPULSE POWER ACCELERATOR.
DE68914073D1 (en) Integrated memory circuit with parallel and serial input and output.
ATE115495T1 (en) OUTPUT ARRANGEMENT.
DE68914583D1 (en) Integrated circuit with output circuit.
KR900010962A (en) Integrated circuit with reduced voltage
DE68922770D1 (en) Charge injection device with low noise output.
DE68909576D1 (en) INTEGRATED CIRCUIT WITH A SWITCHABLE POWER SOURCE GENERATOR.
DE69025618D1 (en) INPUT / OUTPUT MODULE WITH INPUT / OUTPUT COMBINATION POINT
DE68924688D1 (en) Output device.

Legal Events

Date Code Title Description
N231 Notification of change of applicant
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20030620

Year of fee payment: 11

EXPY Expiration of term