KR900006077Y1 - Surround sound generating circuit - Google Patents

Surround sound generating circuit Download PDF

Info

Publication number
KR900006077Y1
KR900006077Y1 KR2019860021951U KR860021951U KR900006077Y1 KR 900006077 Y1 KR900006077 Y1 KR 900006077Y1 KR 2019860021951 U KR2019860021951 U KR 2019860021951U KR 860021951 U KR860021951 U KR 860021951U KR 900006077 Y1 KR900006077 Y1 KR 900006077Y1
Authority
KR
South Korea
Prior art keywords
signal
operational amplifier
delay
sound
generating circuit
Prior art date
Application number
KR2019860021951U
Other languages
Korean (ko)
Other versions
KR880013875U (en
Inventor
고정완
장성철
Original Assignee
삼성전자 주식회사
한형수
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 한형수 filed Critical 삼성전자 주식회사
Priority to KR2019860021951U priority Critical patent/KR900006077Y1/en
Publication of KR880013875U publication Critical patent/KR880013875U/en
Application granted granted Critical
Publication of KR900006077Y1 publication Critical patent/KR900006077Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R5/00—Stereophonic arrangements
    • H04R5/04—Circuit arrangements, e.g. for selective connection of amplifier inputs/outputs to loudspeakers, for loudspeaker detection, or for adaptation of settings to personal preferences or hearing impairments
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04S—STEREOPHONIC SYSTEMS 
    • H04S1/00—Two-channel systems
    • H04S1/002—Non-adaptive circuits, e.g. manually adjustable or static, for enhancing the sound image or the spatial distribution

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Acoustics & Sound (AREA)
  • Signal Processing (AREA)
  • Stereophonic System (AREA)

Abstract

내용 없음.No content.

Description

서라운드 음 발생회로Surround sound generator

제 1 도는 본 고안의 블럭도.1 is a block diagram of the present invention.

제 2 도는 제 1 도의 상세 회로도.2 is a detailed circuit diagram of FIG.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

10 : 지연부 20 : 위상이동부10: delay unit 20: phase shifter

30 : 가산부 X1, X2: 연산증폭기30: Adder X 1 , X 2 : Operational Amplifier

R1-R9: 저항 C1: 콘덴서R 1 -R 9 : Resistor C 1 : Capacitor

본 고안은 정면음(Front Signal)을 이용하여 효과적인 후면음(Rear Signal)을 발생시키는 서라운드 음 발생회로에 관한 것이다.The present invention relates to a surround sound generating circuit that generates an effective rear signal using a front signal.

종래의 서라운드 효과 회로에 있어서 지연(Delay), 매트릭스(Matrix) 및 위상이동(Phase Shift)회로등을 통하여 나온 신호는 원신호와의 차가 심할 뿐 아니라 위상적으로 좌우 신호의 차가 심하여 오히려 이질감을 주는 경우가 있었다.In conventional surround effect circuits, signals from delay, matrix, and phase shift circuits not only have a large difference from the original signal, but also have a heterogeneous feeling due to a significant difference in phase from the left and right signals. There was a case.

본 고안은 상기한 단점을 해결하기 위하여 안출한 것으로써 정면 신호를 좌우 각각 지연시킨 후 위상이동 신호 및 원신호와 좌우 신호를 일정 비율로 가산하여 줌으로써 개선된 입체음향 효과를 기대할 수 있는 서라운드 음 발생회로를 제공하는 것을 그 목적으로 한다.The present invention devised to solve the above shortcomings, and delayed the front and right signals, and added the phase shift signal and the original signal and the left and right signals at a certain ratio to generate a surround sound that can expect improved stereophonic effect. It is an object to provide a circuit.

일반적으로 정면에서 들리는 음향에 대해서는 확실한 위치감을 느낄 수 있어서 좌우의 구분이 명확하나, 후면 및 측면의 반사음에 대해서는 상호 간섭파의 반사로 인하여 실질적으로 좌우 신호가 뒤섞인 신호가 들리게 되는데, 이 경우 음차에 의해 지연된 신호에 각각 상대 신호가 혼입된 형태와 또한 음의 반사에 따르는 비정상 신호가 혼입되게 된다. 이를 식으로 표시할 때 우측 채널의 신호는로 된다.In general, the sound from the front can be clearly sensed by the sense of position, so the distinction between left and right is clear, but for the reflected sound on the back and side, a signal mixed with the left and right signals is actually heard due to the reflection of mutual interference waves. As a result, a relative signal is mixed into the delayed signal and an abnormal signal due to negative reflection is mixed. When this is expressed as an equation, the signal on the right channel is It becomes

이때 정면의 좌우신호를 L, R이라 하면 윗식에서 R'는 정면 R신호의 지연음이고, L'는 정면 L신호의 지연음이며, n은 정면음에 대한 세기에 따르는 비례 상수이다. 또한 R'A는 R'신호에 대해 각도 A°만큼 위상이동시킨 신호이며, a, b, c는 비례 상수이다.In this case, if the front left and right signals are L and R, R 'is a delay sound of the front R signal, L' is a delay sound of the front L signal, and n is a proportional constant depending on the strength of the front sound. R'A is a signal shifted by an angle A ° with respect to the R 'signal, and a, b, and c are proportional constants.

윗식에서 상수 a, b, n에 대해 1을 대입하고 상수 C에 2를 대입하면또한, 좌측 채널 신호에 대해서는가 된다.In the above equation, if you substitute 1 for the constants a, b, and n, and 2 for the constant C, In addition, for the left channel signal Becomes

상기한 식을 제1도 본 고안의 블럭도에 의해 설명한다.The above equation is explained by the block diagram of the first invention.

제1도에 있어서 정면 R신호는 지연부(10)를 통과하여 R'신호로 되고 R'신호는 위상 이동부(20)를 통과하여 R'∠A신호가 되며, 가산부(30)에서 R'신호와 L'신호 및 R'∠A신호를 더하여 원하는 후면음을 얻을 수 있다.In FIG. 1, the front R signal passes through the delay unit 10 to become the R 'signal, and the R' signal passes through the phase shifter 20 to become the R'∠A signal. By adding 'signal', 'L' signal, and 'R'∠A signal, desired back tone can be obtained.

좌측 채널 대해서도 우측 채널과 동일한 방법으로 후면음을 얻을 수 있다.The rear channel can also be obtained from the left channel in the same way as the right channel.

이하 첨부된 도면에 의하여 본 고안을 상세히 설명한다. 제2도는 본 고안의 회로도로서 R신호는 지연부(10)에 인가되며 지연부(10)의 출력단은 저항(R5)를 통하여 연산증폭기(X2)의 비반전단자(+)에 연결됨과 동시에 저항(R1)을 통하여 연산증폭기(X1)의 반전단자(-)에 연결되고 저항(R3)을 통하여 연산증폭기(X1)의 비반전단자(+)에 연결되며 또한 저항(R'6)를 통하여 연산증폭기(X'2)의 비반전단자에 연결된다.Hereinafter, the present invention will be described in detail with reference to the accompanying drawings. 2 is a circuit diagram of the present invention, the R signal is applied to the delay unit 10 and the output terminal of the delay unit 10 is connected to the non-inverting terminal (+) of the operational amplifier (X 2 ) through a resistor (R 5 ) and At the same time inverting terminal of the operational amplifier (X 1) via the resistor (R 1) (-) coupled to and connected to the non-inverting terminal (+) of the operational amplifier (X 1) via the resistor (R 3) also resistance (R ' 6 ) is connected to the non-inverting terminal of the operational amplifier (X' 2 ).

연산증폭기(X1)의 반전단자(-)는 저항(R2)를 통하여 연산증폭기(X1)의 출력단에 연결되고 비반전단자(+)는 콘덴서(C1)를 통하여 접지된다.Inverting terminal of the operational amplifier (X 1) (-) is connected to the output terminal of the operational amplifier (X 1) via a resistor (R 2) a non-inverting terminal (+) is grounded through a capacitor (C 1).

연산증폭기(X2)의 비반전단자(+)는 저항(R7)을 통하여 연산증폭기(X1)의 출력단에 연결되어 있으며 저항(R6)을 통하여 L신호 지연부(10')에 연결되어 있다.A non-inverting terminal (+) of the operational amplifier (X 2) is a resistance (R 7), the via is connected to the output terminal of the operational amplifier (X 1) and a resistance (R 6) connected to the L signal delay unit (10 ') through the It is.

연산증폭기(X2)의 반전단자(-)는 저항(R9)을 통하여 연산증폭기(X2)의 출력단에 연결됨과 동시에 저항(R8)을 통통하여 접지되어 있다.Inverting terminal of the operational amplifier (X 2) (-) is ground to plump a resistor (R 9) the operational amplifier (X 2) and connected at the same time resistance (R 8) to the output terminal of the through.

또한 L채널도 R채널과 같은 구성으로 이루어져 있다.The L channel also has the same configuration as the R channel.

이러한 구성을 갖는 본 고안회로의 동작을 설명한다.The operation of the inventive circuit having such a configuration will be described.

우측 R신호는 지연부(10)를 통과하여 지연신호 R'가 되고, R'신호를 입력으로 하는 위상 이동부(20)에 있어서 저항(R')과 저항(R2)을 같은 값의 저항을 쓰면 전압이득(Av)은가 되어 ｜Av｜=1 이 된다.The right R signal passes through the delay unit 10 to become the delay signal R ', and the resistance R' and the resistor R 2 have the same value in the phase shifter 20 which receives the R 'signal. If we write voltage gain (Av) Becomes | Av | = 1.

이때 위상각은 가변저항(R3)에 의하여 결정한다.At this time, the phase angle is determined by the variable resistor R 3 .

그러므로 위상 이동부(20)의 출력은 R'∠A가 된다. 가산부(30)에 있어서 연산증폭기(X2)의 비반전단자에 인가되는 R'과 R'∠A 및 L'신호는 저항(R5-R7)의 비를 조정함으로써 원하는 출력신호를 얻을 수 있다.Therefore, the output of the phase shifter 20 becomes R'∠A. The R ', R' RA and L 'signals applied to the non-inverting terminal of the operational amplifier X 2 in the adder 30 obtain the desired output signal by adjusting the ratio of the resistors R 5 -R 7 . Can be.

저항(R5-R7)의 조절에 의하여 연산증폭기(X7)의 출력은로 되며 이 식은로 되며 상기식에서 첫번째항은 후면반사되어 상호 간섭으로 혼합된 전방음의 혼합 지연음의 효과를 가지며 두번재 항은 R'신호의 지연음 및 지연위상이된 효과를 나타내므로 실질적은 현장음향의 서라운드 기능을 갖는 후면음을 만들 수 있다.By adjusting the resistors (R 5- R 7 ), the output of the operational amplifier (X 7 ) Which is equal to In the above equation, the first term has the effect of the mixed delay sound of the front sound mixed with the back reflection and mutual interference, and the second term shows the effect of the delayed sound and the delay phase of the R 'signal. You can create a back sound with a function.

Claims (1)

지연부(10), (10')의 지연신호(R'), (L')를 입력으로 하여 위상이 A°만큼 이동된 출력신호(R'∠A) 및 (L'∠A)를 발생하는 각각의 저항(R1-R3) 및 (R1', R3')과 콘덴서(C1) 및 (C1')과 연산증폭기(X1) 및 (X1')로 이루어진 워상이동부(20), (20')와, 지연부(10) (10')의 출력신호와 위상이동부(20), (20')의 신호를 더하여 후면음을 출력하는 각각의 저항(R5-R9) 및 (R5'-R9')과 연산증폭기(X2) 및 (X2')로 이루어진 가산부(30), (30')를 포함하여 구성되는 것을 특징으로 하는 서라운드 음 발생회로.The delay signals R 'and L' of the delay units 10 and 10 'are input to generate the output signals R' \ A and L '\ A whose phases are shifted by A °. Each of the resistors (R 1- R 3 ) and (R 1 ', R 3 '), capacitor (C 1 ) and (C 1 ') and operational amplifier (X 1 ) and (X 1 ') Resistor R 5 for outputting the rear sound by adding the output signals of the eastern portions 20 and 20 ', the delay portions 10 and 10', and the signals of the phase shifters 20 and 20 '. Surround sound comprising an adder 30, 30 'consisting of -R 9 ) and (R 5 ' -R 9 ') and an operational amplifier (X 2 ) and (X 2 '). Generating circuit.
KR2019860021951U 1986-12-30 1986-12-30 Surround sound generating circuit KR900006077Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019860021951U KR900006077Y1 (en) 1986-12-30 1986-12-30 Surround sound generating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019860021951U KR900006077Y1 (en) 1986-12-30 1986-12-30 Surround sound generating circuit

Publications (2)

Publication Number Publication Date
KR880013875U KR880013875U (en) 1988-08-30
KR900006077Y1 true KR900006077Y1 (en) 1990-06-30

Family

ID=19258635

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019860021951U KR900006077Y1 (en) 1986-12-30 1986-12-30 Surround sound generating circuit

Country Status (1)

Country Link
KR (1) KR900006077Y1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102656728B1 (en) 2023-09-12 2024-04-15 (주)삼동산업 Vinyl roll storage box for hay silo and its opening method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102656728B1 (en) 2023-09-12 2024-04-15 (주)삼동산업 Vinyl roll storage box for hay silo and its opening method

Also Published As

Publication number Publication date
KR880013875U (en) 1988-08-30

Similar Documents

Publication Publication Date Title
KR900006077Y1 (en) Surround sound generating circuit
KR970004332A (en) Interpolation device
GB1276515A (en) Improvements in or relating to electronic equipment
EP0266148B1 (en) A tone control system for sampled data signals
KR910021177A (en) Acoustic additional circuit
KR880003045Y1 (en) Echo generator
EP0393812A3 (en) Hue control for colour video systems
CA2231828C (en) Video signal processing
JPH083056Y2 (en) Balanced volume control circuit
EP0852879B1 (en) Video signal processing
JPS5454602A (en) Reverberating unit
JP3376320B2 (en) Stereo demodulation circuit
JPS6151444B2 (en)
KR890008429Y1 (en) A surround system
JPH0422215A (en) Pulse width variable circuit
KR890013881A (en) Multiplier Digital Filter for Image Signal Processing
JPS61251220A (en) Nonlinear emphasis circuit
KR890016862A (en) Adaptive Digital Luminance / Color Signal Separation and Contour Compensation Circuit
KR940008733B1 (en) Error detected circuit of sub-carrier
JPS6350893B2 (en)
SU574847A1 (en) Suppression filter of ac signal quadrature component
SU922795A1 (en) Function generator
JPH057786Y2 (en)
TH21892EX (en) Direct inverting modulator
KR900001133A (en) Circuit for adjusting phase relationship of signal

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19970829

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee