KR900005445A - Redundancy Scheme Method and Apparatus for Ultra-Integrated / Large Memory Integrated Circuits - Google Patents
Redundancy Scheme Method and Apparatus for Ultra-Integrated / Large Memory Integrated Circuits Download PDFInfo
- Publication number
- KR900005445A KR900005445A KR1019880012700A KR880012700A KR900005445A KR 900005445 A KR900005445 A KR 900005445A KR 1019880012700 A KR1019880012700 A KR 1019880012700A KR 880012700 A KR880012700 A KR 880012700A KR 900005445 A KR900005445 A KR 900005445A
- Authority
- KR
- South Korea
- Prior art keywords
- redundant
- data
- ultra
- cell matrix
- redundancy scheme
- Prior art date
Links
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
내용 없음No content
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제1도는 종래의 리던던시 스킴을 4메가 디-램에 적용한 예.1 is an example of applying a conventional redundancy scheme to a 4 mega di-ram.
제2도는 본 발명의 리던던시 스킴의 블록도.2 is a block diagram of a redundancy scheme of the present invention.
제3도는 본 발명의 리던던시 스킴을 4메가 디-램에 적용한 예.3 is an example of applying the redundancy scheme of the present invention to a 4 mega di-ram.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019880012700A KR900005445A (en) | 1988-09-30 | 1988-09-30 | Redundancy Scheme Method and Apparatus for Ultra-Integrated / Large Memory Integrated Circuits |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019880012700A KR900005445A (en) | 1988-09-30 | 1988-09-30 | Redundancy Scheme Method and Apparatus for Ultra-Integrated / Large Memory Integrated Circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
KR900005445A true KR900005445A (en) | 1990-04-14 |
Family
ID=68158153
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019880012700A KR900005445A (en) | 1988-09-30 | 1988-09-30 | Redundancy Scheme Method and Apparatus for Ultra-Integrated / Large Memory Integrated Circuits |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR900005445A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5988510A (en) * | 1997-02-13 | 1999-11-23 | Micron Communications, Inc. | Tamper resistant smart card and method of protecting data in a smart card |
US6273339B1 (en) | 1999-08-30 | 2001-08-14 | Micron Technology, Inc. | Tamper resistant smart card and method of protecting data in a smart card |
-
1988
- 1988-09-30 KR KR1019880012700A patent/KR900005445A/en not_active Application Discontinuation
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5988510A (en) * | 1997-02-13 | 1999-11-23 | Micron Communications, Inc. | Tamper resistant smart card and method of protecting data in a smart card |
US6068192A (en) * | 1997-02-13 | 2000-05-30 | Micron Technology, Inc. | Tamper resistant smart card and method of protecting data in a smart card |
US6273339B1 (en) | 1999-08-30 | 2001-08-14 | Micron Technology, Inc. | Tamper resistant smart card and method of protecting data in a smart card |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950024220A (en) | Redundant circuit device | |
KR940012406A (en) | Low redundancy circuit with high integration and reliability and semiconductor memory device having same | |
KR900019028A (en) | Semiconductor Memory Device with Redundant Block | |
FR2688328B1 (en) | ROW REDUNDANCY CIRCUIT FOR SEMICONDUCTOR MEMORY DEVICE FOR REPAIRING OR REPLACING A DEFECTIVE CELL OF A MEMORY CELL ARRAY. | |
KR930006737A (en) | Random access memory device | |
KR900002332A (en) | Semiconductor memory with redundant circuit for defect repair | |
KR890015280A (en) | Mask ROM | |
KR930018593A (en) | Semiconductor memory | |
KR840008073A (en) | Semiconductor memory | |
KR950025788A (en) | A semiconductor memory device having a redundant decoder that can be used for test procedures of redundant memory cells | |
KR970013336A (en) | Semiconductor storage device | |
DE69602013D1 (en) | PARALLEL PROCESSING REDUNDANCY DEVICE AND METHOD FOR FASTER ACCESS TIME AND SMALLER MATRICE SURFACE | |
KR960042765A (en) | Memory Cell Test Control Circuit and Method of Semiconductor Memory Device | |
KR890015132A (en) | Dynamic random access memory and its margin setting method | |
KR940022845A (en) | Semiconductor memory and redundant address writing method | |
KR940026948A (en) | Fault Remedy Circuit | |
KR930020678A (en) | Semiconductor memory | |
KR910020733A (en) | Static memory | |
KR940010113A (en) | Fault Relief Circuit in Semiconductor Memory Device | |
KR970012708A (en) | Integrated semiconductor memory device | |
KR890004326A (en) | Semiconductor memory device | |
US6072735A (en) | Built-in redundancy architecture for computer memories | |
KR900005445A (en) | Redundancy Scheme Method and Apparatus for Ultra-Integrated / Large Memory Integrated Circuits | |
US5748526A (en) | Circuit for repair of flash memory cells and a method of repair | |
US5956276A (en) | Semiconductor memory having predecoder control of spare column select lines |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |