KR890020286U - Intermediate frequency demodulation circuit of dual system - Google Patents

Intermediate frequency demodulation circuit of dual system

Info

Publication number
KR890020286U
KR890020286U KR2019880003110U KR880003110U KR890020286U KR 890020286 U KR890020286 U KR 890020286U KR 2019880003110 U KR2019880003110 U KR 2019880003110U KR 880003110 U KR880003110 U KR 880003110U KR 890020286 U KR890020286 U KR 890020286U
Authority
KR
South Korea
Prior art keywords
intermediate frequency
demodulation circuit
dual system
frequency demodulation
dual
Prior art date
Application number
KR2019880003110U
Other languages
Korean (ko)
Other versions
KR910006190Y1 (en
Inventor
문병조
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR2019880003110U priority Critical patent/KR910006190Y1/en
Publication of KR890020286U publication Critical patent/KR890020286U/en
Application granted granted Critical
Publication of KR910006190Y1 publication Critical patent/KR910006190Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/64—Circuits for processing colour signals
    • H04N9/66—Circuits for processing colour signals for synchronous demodulators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/60—Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/64—Circuits for processing colour signals
    • H04N9/642—Multi-standard receivers
KR2019880003110U 1988-03-08 1988-03-08 Video if demodulation circuit KR910006190Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019880003110U KR910006190Y1 (en) 1988-03-08 1988-03-08 Video if demodulation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019880003110U KR910006190Y1 (en) 1988-03-08 1988-03-08 Video if demodulation circuit

Publications (2)

Publication Number Publication Date
KR890020286U true KR890020286U (en) 1989-10-05
KR910006190Y1 KR910006190Y1 (en) 1991-08-19

Family

ID=19273031

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019880003110U KR910006190Y1 (en) 1988-03-08 1988-03-08 Video if demodulation circuit

Country Status (1)

Country Link
KR (1) KR910006190Y1 (en)

Also Published As

Publication number Publication date
KR910006190Y1 (en) 1991-08-19

Similar Documents

Publication Publication Date Title
DK590187A (en) PRINTED-ANTENNA circuit
DK638687A (en) BAEREBELGEREGREPRODUCING CIRCUIT
KR890003644U (en) Microwave receiver
FI870516A0 (en) Microprocessor controlled signal separation circuit
DK45089D0 (en) FREQUENCY CONVERTER CIRCUIT
DE3650640D1 (en) Tuning circuit
KR900702677A (en) Audio signal demodulation circuit
FR2587568B1 (en) DIGITAL FREQUENCY DIVIDER CIRCUIT
DE3854309T2 (en) Frequency demodulation circuit.
KR890020286U (en) Intermediate frequency demodulation circuit of dual system
DE68921125D1 (en) Frequency demodulation circuit.
PT83288A (en) EMPEROR OF ANEL DESLIZANTE
KR880013909U (en) Frequency change detection circuit
KR890020134U (en) FM demodulation circuit
KR870019191U (en) Frequency division circuit
NO171479C (en) SIGNAL RECEIVER
KR900005928U (en) Common DMC circuit of multi-broadcasting receiving system
KR880010898U (en) FM intermediate frequency selection circuit
KR900011122U (en) Mode selection compensation circuit of audio multiple signal demodulation circuit
KR900011147A (en) Frequency detection circuit
KR890015036U (en) Gyro signal demodulation circuit
KR900013142U (en) Frequency equalizer circuit of graphic equalizer
KR870019248U (en) Synchronization signal switching circuit
KR870019249U (en) Synchronization signal switching circuit
KR870019252U (en) Frequency characteristic compensation circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19961231

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee