KR890015278A - Charge pumping circuit for back bias - Google Patents

Charge pumping circuit for back bias Download PDF

Info

Publication number
KR890015278A
KR890015278A KR1019880002996A KR880002996A KR890015278A KR 890015278 A KR890015278 A KR 890015278A KR 1019880002996 A KR1019880002996 A KR 1019880002996A KR 880002996 A KR880002996 A KR 880002996A KR 890015278 A KR890015278 A KR 890015278A
Authority
KR
South Korea
Prior art keywords
back bias
pumping circuit
charge pumping
driver
pumping
Prior art date
Application number
KR1019880002996A
Other languages
Korean (ko)
Other versions
KR910003271B1 (en
Inventor
황홍선
김창현
최훈
Original Assignee
강진구
삼성반도체통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성반도체통신 주식회사 filed Critical 강진구
Priority to KR1019880002996A priority Critical patent/KR910003271B1/en
Publication of KR890015278A publication Critical patent/KR890015278A/en
Application granted granted Critical
Publication of KR910003271B1 publication Critical patent/KR910003271B1/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/14Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/145Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)
  • Amplifiers (AREA)
  • Dram (AREA)

Abstract

내용 없음No content

Description

백 바이어스용 차아지 펌핑회로Charge pumping circuit for back bias

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 2 도는 본 발명의 회로도이다.2 is a circuit diagram of the present invention.

Claims (1)

발진부와 드라이버와 백바이어스 레벨 감지부와 모스 트랜지스터를 이용한 펌핑 회로에 있어서, 발진부(1)와 브라이버(2) 사이에 백 바이어스 레벨감지부(3)로 제어되는 펌핑제어부(4)를 연결하고, 드라이버(2)의 출력과 커패시터(C1,C2)를 통한 드라이버(2)의 출력으로 제어되는 P.N 모스트랜지스터(M7,M8), (M9,M10)에 의해 외부전압(VEX) 또는 백 바이어스 전압(VBB)이 펌핑 트랜지스터(M5,M6)의 게이트로 인가되게 연결하여서 된 백 바이어스용 차아저 펌핑회로.In the pumping circuit using the oscillation unit, the driver, the back bias level sensing unit, and the MOS transistor, a pumping control unit 4 controlled by the back bias level sensing unit 3 is connected between the oscillation unit 1 and the braver 2, , By the PN MOS transistors M 7 , M 8 , M 9 , M 10 controlled by the output of the driver 2 and the output of the driver 2 through the capacitors C 1 , C 2 , the external voltage ( A charger pumping circuit for back bias, which is connected by applying V EX ) or the back bias voltage V BB to the gates of the pumping transistors M 5 and M 6 . ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019880002996A 1988-03-19 1988-03-19 Voltage pumping circuit for back bias KR910003271B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019880002996A KR910003271B1 (en) 1988-03-19 1988-03-19 Voltage pumping circuit for back bias

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019880002996A KR910003271B1 (en) 1988-03-19 1988-03-19 Voltage pumping circuit for back bias

Publications (2)

Publication Number Publication Date
KR890015278A true KR890015278A (en) 1989-10-28
KR910003271B1 KR910003271B1 (en) 1991-05-25

Family

ID=19272968

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880002996A KR910003271B1 (en) 1988-03-19 1988-03-19 Voltage pumping circuit for back bias

Country Status (1)

Country Link
KR (1) KR910003271B1 (en)

Also Published As

Publication number Publication date
KR910003271B1 (en) 1991-05-25

Similar Documents

Publication Publication Date Title
KR900010774A (en) Back bias voltage generation circuit
KR920022671A (en) Antinoise Low Voltage Brownout Sensor With Shutdown Selection Function
KR880700548A (en) TTL vs. CMOS Input Buffer
KR880014438A (en) CMOS integrated circuit
KR830008210A (en) Clock circuit with oscillator gain control
KR880005746A (en) Semiconductor integrated circuit
KR900002558A (en) Output circuit
KR920015378A (en) Substrate bias circuit
KR920018758A (en) Integrated semiconductor circuit
KR950002234A (en) Voltage generator circuit for generating stable negative potential
KR900002552A (en) Output circuit
KR910008863A (en) Semiconductor integrated circuit
KR890015278A (en) Charge pumping circuit for back bias
KR950021980A (en) Bootstrap circuit
KR880012006A (en) Variable Clock Delay Circuit Using RC Time Constant
KR920010907A (en) Free charge circuit
KR910013261A (en) Semiconductor integrated circuit
KR930011274A (en) Input circuit
KR920001844A (en) Flip-Flop Circuits and Their Logic States
KR920001845A (en) Input bias circuit of charge transfer device
KR870000804A (en) CMOS power-on detection circuit
KR950015386A (en) Semiconductor memory device
KR940008265A (en) Voltage floor circuit
KR970023359A (en) Bootstrap Circuit for Wordline Driver
KR920001841A (en) Power-On Reset Circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050407

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee