KR890008735Y1 - Multi line detective circuit using controller - Google Patents

Abstract

No content.

Description

Multi-line inspection circuit using controller

1 is a block diagram of a circuit of the present invention.

2 is a detailed circuit diagram of the present invention.

3 is an input / output waveform diagram for the main part of FIG.

* Explanation of symbols for main parts of the drawings

1: Clock pulse generator 2: Controller

3: Divider 4: Decoder

5: Line drive stage 6: Counter

7: multiplexer section 8: keyboard

9: line number display unit 10: line status display unit

The present invention relates to a multi-line inspection circuit using a controller, and more particularly, to a circuit capable of automatically inspecting a state of connection of a plurality of lines connected between a connector and a connector and accordingly displaying it externally.

In general, a line connected between a connector and a connector should correspond one-to-one to one connector terminal and the other connector terminal.

However, when the line connected between the connector and the connector is disconnected or short-circuited and crossed, the device malfunctions due to the destruction of the circuit elements of the devices connected to the connector.

Therefore, as a means of preventing the malfunction of the devices connected to the connector, it should be checked whether the connection of the connector and the line connected to the connector is correctly connected.

Therefore, in order to check the connection status of the line connected to the connector, a short-circuit, disconnection, and crossover must be checked by the test of the line or the conduction test of the line by the "on" or "off" of the switch. There are disadvantages such as fatigue, work efficiency deterioration and inaccuracy.

Accordingly, the present invention solves the above-mentioned general drawbacks, and provides a circuit that automatically checks the disconnection, short circuit, and crossover state of a connector and a plurality of lines connected between the connector and displays it externally. There is a main purpose.

Another object of the present invention is to provide a circuit that can save time and accuracy in checking the connection state of a line.

Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings.

FIG. 1 is a block diagram of a circuit of the present invention, and FIG. 2 is a detailed circuit diagram of the present invention, which is intended to be checked by a clock pulse generator 1 and a keyboard 8 for generating a clock pulse and supplying a clock pulse to a peripheral device. A divider that divides the clock pulse corresponding to the number of lines connected to the connector and the controller to control the peripheral system by receiving data corresponding to the number of lines, and the clock pulse generated by the clock pulse generator 1. (3) and the decoder unit 4 which selects the line to be checked by receiving the divided clock pulses, and the line drive stage 5 which drives to check the line by inputting data output from the decoder unit 4 as an input. A counter 6 for counting a clock pulse generated by one clock pulse generator 1 for a predetermined time and a counted output are received relative to one line selected by the line drive stage 5. The multiplexer 7 which checks all the lines connected to the connector, and the controller 2 which scans the true line from the multiplexer unit 7 and outputs data corresponding to various error states as an interrupt signal. And a line number display section 9 for displaying the line stag state externally, and a line number display section 9 for displaying the line number to be checked and the number of each line to be checked according to the state.

FIG. 3 is an input / output waveform diagram for the main part of FIG. 2, which is a waveform diagram showing a cycle of selecting a line in the decoder unit 4 and a cycle of scanning a line in the multiplexer unit 7. FIG.

The circuit operation of the present invention having the configuration as described above will be described with reference to FIG.

First, the measurer connects the connector to be measured to the output terminal of the line drive stage 5 and the input terminal of the multiplexer unit 7 and then inputs data corresponding to the number of lines to the keyboard 8.

When data corresponding to the number of lines is input from the keyboard 8, the controller 2 (microcom) detects the data and outputs the data from the output terminals PA4-PA7 and PA0-PA3 to the line number display unit 9. The data input from the keyboard 8 is displayed on the display unit C through the decoders A and B as driving units.

That is, the outputs PA4-PA7 of the controller 2 are input to the decoder A and the outputs are simultaneously applied to the three indicators.

Since one of these is used, the selection drives only the indicator to which another output PA0-PA3 of the controller 2 is connected to this decoder output via a second decoder B.

As such, it is common to drive the line number display unit 9 by outputting corresponding data from the controller 2 that senses the input of the keyboard 8.

When data is input from the keyboard 8 as described above, the controller 2 outputs "high" pulses from the output terminals PC0-PC2, respectively, and is input to the AND gate AND.

Therefore, when the clock pulse fc generated by the clock pulse generator 1 is applied to the TIMER terminal of the controller 2 with the AND gate AND turned on, the clock pulse generator generates an output terminal PC3 of the controller 2. The clock pulse fc output from (1) is applied to the divider 3, and the AND gate AND is divided by the divider value determined by the divider, and is input to the decoder unit 4.

In the decoder unit 4, a pulse corresponding to a connector and a line connected to the connector, that is, a line selection period as shown in A of FIG. 3 is output and input to the line drive stage 5 to drive the line.

At this time, the "high" pulse and the clock pulse fc output from the output terminal PC2 and the output terminal PC3 of the controller 2 are controlled by the reset signal and the clear signal for a predetermined time. After receiving the counted value, all the lines connected to the connector are scanned with pulses such as B of FIG. 3 and the corresponding data is applied to the interrupt terminal INT of the controller 2 via the inverter I.

That is, the multiplexer 7 selects one line out of 128 by the counter 6 connected thereto, and the multiplexer 7 performs 128 sequential searches for each line selected by the decoder 5. When connected to each other (ie not disconnected), the multiplexer output goes high and is connected to the interrupt terminal of the controller 2.

At this time, since the controller does not generate an interrupt, the controller outputs a line number to the display units D and E of the line number display unit 9 through the output terminals PA0-PA7. However, when the output of the multiplexer is low, it is a disconnection. At this time, an interrupt is generated, and a "high" pulse is output from the output terminal PC6 of the controller 2 to "turn on" the transistor Q2, and the light emitting diode LED1. ) Is increased and a periodic pulse is output to the output terminal PC5 of the controller 2 to ring the buzzer BU.

At this time, the disconnection line can be found in the display portion D of the line number display section 9 which displays the line connected to the output terminal of the line drive stage 5 when the line inspection is in progress.

The short circuit state is a case where a "high" signal is output several times to the output terminal of the multiplier unit 7 for one line selected by the decoder unit 4, and the multiplexer for one line selected by the line drive stage 5 is output. Since at least one of the lines connected to the unit 7 is connected, a signal generated at this time is applied to the interrupt (INT) terminal of the controller 2.

In this case, since the controller can be determined that a plurality of 128 searches have been made for one of the 128 search criteria, the controller is determined to be a short-circuit and outputs a row to the output terminal PC0 of the controller 2. The clock pulse fc generated by the pulse generator 1 stops being applied to the timer terminal TIMER of the controller 2 and is displayed on the display unit D and the display unit E of the short line number display unit 9. do.

The means for detecting and displaying the short line is made by checking the number of pulses output from the controller when an interrupt occurs.

On the other hand, a periodic pulse is output from the output terminal PC5 of the controller 2 to ring the buzzer BU, and a "high" pulse is output from the output terminal PC7 of the controller 2 to emit the light emitting diode LED2. Lights up.

When there is a line intersecting in the line connected to the line drive terminal 5 and the multiplexer unit 7, the "high" signal output from the multiplexer 7 is applied to the interrupt (INT) terminal of the controller 2 so that the controller ( In 2), the line number counted by the decoder unit 4 and the line number checked by the multiplexer unit 7 are compared with each other, so that they are in a crossing state. The output terminal PC0 of the controller 2 is similar to the short circuit state described above. The clock pulse fc output from the clock pulse generator 1 is not input to the timer terminal TIMER of the controller 2 by outputting a "low" signal to the display unit D of the line number display unit 9 at this time. The intersection state can be known by, (E).

That is, the multiplexer unit 7 stands for 128 lines for the one line selected by the decoder unit 4 to inspect all the lines and drives the error state to drive the light emitting diodes LED1, LED2 and the buzzer BU. Indicate the cross line status.

According to the circuit operation of the present invention operating as described above, it is possible to automatically check the error state of the line connected between the connector and the connector.

Claims (1)

The clock pulse generator 1 for generating clock pulses and supplying clock pulses to peripheral devices, the controller 2 for controlling the system and the clock pulses when the keyboard 8 receives data corresponding to the number of lines to be checked. A divider (3) for dividing a clock pulse generated by the generator (1) and a clock pulse corresponding to the number of lines connected to the connector, and a decoder (4) for selecting one line by receiving an output clock pulse; Receives the output of the counter 6 that counts the clock pulses generated by the clock pulse generator 1 for an arbitrary time, and scans all the lines connected to the mating connector for one line selected by the line drive stage 5. Line-clamp state by receiving the output of the multiplexer section 7 and the controller 2 for controlling the peripheral system according to each state by inputting the signal output from the multiplexer section 7 A multi-person inspection using a controller comprising a line state display unit 10 to be displayed externally, a line number display unit 9 to display the line number to be checked and the line number to be checked according to the state, and the like. Circuit.