KR890004308A - Frequency-dependent negative bias circuit using digital signal data - Google Patents

Frequency-dependent negative bias circuit using digital signal data Download PDF

Info

Publication number
KR890004308A
KR890004308A KR870009505A KR870009505A KR890004308A KR 890004308 A KR890004308 A KR 890004308A KR 870009505 A KR870009505 A KR 870009505A KR 870009505 A KR870009505 A KR 870009505A KR 890004308 A KR890004308 A KR 890004308A
Authority
KR
South Korea
Prior art keywords
digital
frequency
digital signal
negative bias
bias circuit
Prior art date
Application number
KR870009505A
Other languages
Korean (ko)
Other versions
KR900007737B1 (en
Inventor
이흥성
김학도
Original Assignee
안시환
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 안시환, 삼성전자 주식회사 filed Critical 안시환
Priority to KR1019870009505A priority Critical patent/KR900007737B1/en
Publication of KR890004308A publication Critical patent/KR890004308A/en
Application granted granted Critical
Publication of KR900007737B1 publication Critical patent/KR900007737B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Analogue/Digital Conversion (AREA)
  • Amplifiers (AREA)

Abstract

내용 없음No content

Description

디지탈 신호 데이타에 의한 주파수별 부 바이어스 회로Frequency-dependent negative bias circuit using digital signal data

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제 2 도는 본 발명의 회로도. 제 3 도는 제 2 도의 마이크로 컴퓨터의 플루우 챠트.2 is a circuit diagram of the present invention. 3 is a flow chart of the microcomputer of FIG.

Claims (1)

디지탈 음성 신호원을 처리하여 음을 재생하는 디지탈 프로세싱 앰프회로에 있어서, 디지탈 음성 데이타를 버퍼(41)에서 병렬로 마이크로 컴퓨터(10)로 인가하고, 마이크로컴퓨터(10)는 상기한 버퍼(41)로부터 입력되는 데이타를 2회추출하여 그 차를 가변저항(VR1-VR3)으로부터 아날로그 디지탈 변환기(21-23)를 통하여 입력되는 대응신호와 감산하여 디지탈 아날로그 변환기(30)로 출력하며, 디지탈 아날로그 변환기(30)의 출력은 버퍼(42)를 통하여 디멀티플렉서(50)로 인가되어 분리되고 각각의 저역통과필터(61,62)를 통하여 음성신호 증폭용 연산증폭기(OP1,OP2)의 반전단자로 인가하도록 구성되는 것을 특징으로 하는 디지탈 신호 데이타에 의한 주파수별 부 바이어스 회로.In a digital processing amplifier circuit for processing sound by reproducing a digital voice signal source, digital voice data is applied from the buffer 41 to the microcomputer 10 in parallel, and the microcomputer 10 stores the above-described buffer 41. Extracts the data input from the digital signal twice and subtracts the difference from the variable resistors VR 1- VR 3 with the corresponding signal input through the analog digital converters 21-23 and outputs the digital analog converter 30 to the digital analog converter 30. The output of the analog converter 30 is applied to the demultiplexer 50 through the buffer 42, separated, and inverted by the operational amplifiers OP 1 and OP 2 for amplifying the voice signals through the respective low pass filters 61 and 62. A frequency-specific negative bias circuit using digital signal data, characterized in that it is configured to be applied to a terminal. ※ 참고사항 : 최초출원내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019870009505A 1987-08-29 1987-08-29 Sub-bias circuit according to frequencies for digital signal data KR900007737B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019870009505A KR900007737B1 (en) 1987-08-29 1987-08-29 Sub-bias circuit according to frequencies for digital signal data

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019870009505A KR900007737B1 (en) 1987-08-29 1987-08-29 Sub-bias circuit according to frequencies for digital signal data

Publications (2)

Publication Number Publication Date
KR890004308A true KR890004308A (en) 1989-04-21
KR900007737B1 KR900007737B1 (en) 1990-10-19

Family

ID=19264070

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870009505A KR900007737B1 (en) 1987-08-29 1987-08-29 Sub-bias circuit according to frequencies for digital signal data

Country Status (1)

Country Link
KR (1) KR900007737B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100465801B1 (en) * 2002-08-06 2005-01-13 삼성전자주식회사 Control unit for analog device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100465801B1 (en) * 2002-08-06 2005-01-13 삼성전자주식회사 Control unit for analog device

Also Published As

Publication number Publication date
KR900007737B1 (en) 1990-10-19

Similar Documents

Publication Publication Date Title
KR900003862A (en) Nonlinear Amplifier and Nonlinear Emphasis and Emphasis Circuits Using the Nonlinear Amplifier
ATE341920T1 (en) MICROPHONE WITH ASSOCIATED AMPLIFIER
KR900011329A (en) 4-channel surround sound generator
KR830005764A (en) Volume control circuit
KR880008521A (en) Digital circuit
KR890004308A (en) Frequency-dependent negative bias circuit using digital signal data
ES8604381A1 (en) Sound reproducing system
KR880004711A (en) Piezoelectric Film Speaker Stereo System
KR890004253A (en) Directional identification device by binary image processing
KR830009689A (en) Signal level control circuit
SE8003864L (en) DEVICE FOR FEATING SIGNALS TO A PHONE LINE
KR920005458A (en) Amplification circuit
KR880005741A (en) amplifier
KR880004464A (en) Digital signal regeneration circuit device
KR910013696A (en) Analog filter circuit
KR910017731A (en) Amplifier circuit
KR840001014A (en) Amplification furnace
KR920001494A (en) Nonlinear Deemphasis Circuit
KR870011575A (en) Voice signal accompaniment
KR930003728A (en) Audio band control and display device of TV receiver
KR880010381A (en) Signal processing circuit
KR880004159Y1 (en) Double signal amplifier using bridge amplifer
KR900002575A (en) PCM Password Decoder
KR830004723A (en) Noise reduction circuit
KR920013892A (en) Signal amplification circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020930

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee