KR880013927U - Binary logic signal output circuit - Google Patents

Binary logic signal output circuit

Info

Publication number
KR880013927U
KR880013927U KR2019860021049U KR860021049U KR880013927U KR 880013927 U KR880013927 U KR 880013927U KR 2019860021049 U KR2019860021049 U KR 2019860021049U KR 860021049 U KR860021049 U KR 860021049U KR 880013927 U KR880013927 U KR 880013927U
Authority
KR
South Korea
Prior art keywords
signal output
output circuit
logic signal
binary logic
binary
Prior art date
Application number
KR2019860021049U
Other languages
Korean (ko)
Other versions
KR900002469Y1 (en
Inventor
홍용표
Original Assignee
주식회사금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사금성사 filed Critical 주식회사금성사
Priority to KR2019860021049U priority Critical patent/KR900002469Y1/en
Publication of KR880013927U publication Critical patent/KR880013927U/en
Application granted granted Critical
Publication of KR900002469Y1 publication Critical patent/KR900002469Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/013—Modifications for accelerating switching in bipolar transistor circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Electronic Switches (AREA)
KR2019860021049U 1986-12-24 1986-12-24 Output circuit of the logic signal KR900002469Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019860021049U KR900002469Y1 (en) 1986-12-24 1986-12-24 Output circuit of the logic signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019860021049U KR900002469Y1 (en) 1986-12-24 1986-12-24 Output circuit of the logic signal

Publications (2)

Publication Number Publication Date
KR880013927U true KR880013927U (en) 1988-08-31
KR900002469Y1 KR900002469Y1 (en) 1990-03-26

Family

ID=19258287

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019860021049U KR900002469Y1 (en) 1986-12-24 1986-12-24 Output circuit of the logic signal

Country Status (1)

Country Link
KR (1) KR900002469Y1 (en)

Also Published As

Publication number Publication date
KR900002469Y1 (en) 1990-03-26

Similar Documents

Publication Publication Date Title
DE3788242D1 (en) Binary logic circuit.
KR900011154A (en) Logic level conversion circuit
DE68912277D1 (en) Output buffer circuit.
DE3888220D1 (en) Data output circuit.
DE3750329D1 (en) Signal reading circuit.
DE3787945D1 (en) Chip output interface circuit.
DE3750926D1 (en) Synchronous array logic circuit.
KR850001646A (en) Complementary logic circuit
DE68910413D1 (en) Output circuit.
DE3676629D1 (en) INTERFACE CIRCUIT FOR CONVERTING ECL SIGNAL LEVELS IN FET LOGIC SIGNAL LEVELS.
DE68915351D1 (en) Output circuit.
DE3785833D1 (en) LOGIC CIRCUIT.
DK178686D0 (en) CIRCUIT LOGIC CIRCUIT
DE3751591D1 (en) Output buffer circuit.
FR2608335B1 (en) CMOS LOGIC CIRCUIT
DE3880908D1 (en) EMITTER COUPLED LOGIC CIRCUIT.
DE3581936D1 (en) INTEGRATED LOGIC CIRCUIT.
KR880013927U (en) Binary logic signal output circuit
KR860006835U (en) Binary logic signal output circuit
DE68914543D1 (en) Semiconductor logic circuit.
KR880006849A (en) Logic circuit
KR850006789A (en) Logic circuit
KR890017883A (en) Logic circuit
KR900013744U (en) Signal division output circuit
KR890015093U (en) Logic signal discrimination circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19931229

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee