KR870008458A - Signal conversion circuit - Google Patents

Signal conversion circuit Download PDF

Info

Publication number
KR870008458A
KR870008458A KR1019860001094A KR860001094A KR870008458A KR 870008458 A KR870008458 A KR 870008458A KR 1019860001094 A KR1019860001094 A KR 1019860001094A KR 860001094 A KR860001094 A KR 860001094A KR 870008458 A KR870008458 A KR 870008458A
Authority
KR
South Korea
Prior art keywords
signal
data
amplifier
rectifier circuit
circuit
Prior art date
Application number
KR1019860001094A
Other languages
Korean (ko)
Other versions
KR890000975B1 (en
Inventor
이성우
Original Assignee
삼성전자 주식회사
강진구
삼성반도체통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 강진구, 삼성반도체통신 주식회사 filed Critical 삼성전자 주식회사
Priority to KR1019860001094A priority Critical patent/KR890000975B1/en
Publication of KR870008458A publication Critical patent/KR870008458A/en
Application granted granted Critical
Publication of KR890000975B1 publication Critical patent/KR890000975B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/493—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems by transition coding, i.e. the time-position or direction of a transition being encoded before transmission
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Dc Digital Transmission (AREA)

Abstract

내용 없음No content

Description

신호 변환회로Signal conversion circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 3 도는 본 발명의 신호변환회로를 사용한 데이타 전송의 실시예의 구성도.3 is a configuration diagram of an embodiment of data transmission using the signal conversion circuit of the present invention.

*도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 데이타 단말기 2 : 정류회로1: data terminal 2: rectifier circuit

3 : 감지증폭기 4 : 비교기3: sense amplifier 4: comparator

5 : 레벨디텍터 6 : 증폭기5: level detector 6: amplifier

Claims (1)

RS-232C 전송방식을 이용하는 데이타단말기(DTE)의 전송방식에 있어서, 상기데이타 단말기(DTE)(1)에서 출력되는 데이타신호 및 콘트롤신호를 입력하여 소정의 전압 및 데이타신호를 출력하는 정류회로(2)와 상기 정류회로(2)에서 출력되는 소정의 전압과 데이타신호를 입력하여 감지한 데이타 신호를 증폭필터링되도록 저항(R1-R6)와 캐패시터(C1-C2)와 연산증폭기(10)으로 구성된 차지감지증폭기(3)와, 상기 차지증폭기(3)에서 출력하는 데이타신호를 비교전압으로 입력하고 기준전압과 비교하여 송신레벨을 조절하여 데이타신호를 차신호로 출력전송되는 저항(R1-R6)과 연산증폭기(20)(30)으로 구성된 비교기(4)와, 수신정보신호를 입력하여 드레숄드(Threshold) 작용으로 입력신호를 일정레벨에서 디텍트하여 증폭출력되는 저항(R12-R16)와 캐패시터(C2)와 연산증폭기(40)으로 구성된 레벨디텍터회로(5)와, 상기 레벨디텍터회로(5)에서 출력되는 신호를 입력하여 고주파신호는 피이드백시키며 수신정보신호를 증폭하여 송신펄스와 동기가 잡히게하여 정류회로(2)의 수신단자에 입력시키는 저항(R17-R19)와 캐패시터(C4)와 연산증폭기(50)으로 구성됨을 특징으로 하는 신호변환회로.In the transmission method of the data terminal (DTE) using the RS-232C transmission method, a rectifier circuit for inputting a data signal and a control signal output from the data terminal (DTE) 1 and outputting a predetermined voltage and data signal ( 2) and the resistors R 1- R 6 , the capacitors C 1- C 2 , and the operational amplifiers so as to amplify and filter the detected data signals by inputting predetermined voltages and data signals output from the rectifier circuit 2. 10) a charge sensing amplifier 3 composed of a charge sensing amplifier 3 and a data signal output from the charge amplifier 3 as a comparison voltage, and a resistance for outputting the data signal as a difference signal by adjusting a transmission level by comparing with a reference voltage ( A comparator 4 comprising R 1 -R 6 ) and operational amplifiers 20, 30, and a resistor that amplifies and outputs the input signal at a predetermined level by a threshold action by receiving the received information signal ( R 12 -R 16 ) and the capacitor (C 2 ) Inputs the level detector circuit 5 composed of the operational amplifier 40 and the signal output from the level detector circuit 5 to feed back the high frequency signal, amplifies the received information signal to be synchronized with the transmission pulse, thereby rectifying the rectifier circuit. A signal conversion circuit comprising a resistor (R 17 -R 19 ), a capacitor (C 4 ), and an operational amplifier (50) input to the receiving terminal of (2). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019860001094A 1986-02-17 1986-02-17 Signal modulating circuit KR890000975B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019860001094A KR890000975B1 (en) 1986-02-17 1986-02-17 Signal modulating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019860001094A KR890000975B1 (en) 1986-02-17 1986-02-17 Signal modulating circuit

Publications (2)

Publication Number Publication Date
KR870008458A true KR870008458A (en) 1987-09-26
KR890000975B1 KR890000975B1 (en) 1989-04-15

Family

ID=19248479

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019860001094A KR890000975B1 (en) 1986-02-17 1986-02-17 Signal modulating circuit

Country Status (1)

Country Link
KR (1) KR890000975B1 (en)

Also Published As

Publication number Publication date
KR890000975B1 (en) 1989-04-15

Similar Documents

Publication Publication Date Title
US4835486A (en) Isolation amplifier with precise timing of signals coupled across isolation barrier
KR870010685A (en) Isolation Amplifier with Precise Timing of Combined Signals Across the Isolation Barrier
KR890016758A (en) Schmitt trigger circuit
KR960027629A (en) Circuits and Methods for Detecting Differential Amplitudes
US4081700A (en) Touch control switch circuit with compensation for power supply line fluctuations
JPS5737905A (en) Envelope curve wave detecting circuit
KR850008245A (en) Filter integrated circuit
KR900007193A (en) Automatic signal level compensation for modem
KR880005796A (en) d.c.-coupled video clamping circuit
KR910005056A (en) Self-timing channel
US3002154A (en) Pulse amplitude detection system
US3679986A (en) Non-linear feedback gain control and peak detector system
KR870008458A (en) Signal conversion circuit
GB2175474A (en) Devices for detecting voltage fluctuations
US4217553A (en) Dynamic slicing compensation for attenuated signals in pulse width modulation
US3131316A (en) Threshold circuit utilizing series capacitor-diode combination and employing diode clamp to maintain information transmission
KR840000139A (en) Noise Sensitivity Reduction Circuit for Automatic Gain Control System of Television Receiver
KR870002507A (en) Online serial communication interface
US4730267A (en) Combination integrate and dump filter and level detector
KR840008728A (en) Emitter Follower SEPP Circuit
SU454493A1 (en) Pulse amplitude detection device
SU678685A1 (en) Device for reproduction of signal constant component
US4498153A (en) Output signal detectors of magnetic bubble memory devices
SU1180940A1 (en) Device for counting items
KR0120585B1 (en) Sp/lp mode detection circuit

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050322

Year of fee payment: 17

EXPY Expiration of term