KR20220166692A - Display device and manufacturing method thereof - Google Patents

Abstract

A display device may include a substrate and a plurality of pixels provided on the substrate. Each of the plurality of pixels includes: a via layer provided on the substrate and made of an organic layer; first and second alignment electrodes provided on the via layer and spaced apart from each other; a first insulating layer provided on the first and second alignment electrodes to cover the first and second alignment electrodes and having a flat surface; a first bank pattern provided on the first insulating layer on the first alignment electrode and a second bank pattern provided on the first insulating layer on the second alignment electrode; a second insulating layer provided on the first and second bank patterns and the first insulating layer between the first and second bank patterns, respectively; at least one light emitting element provided on the second insulating layer between the first bank pattern and the second bank pattern; a first electrode provided on the first bank pattern and electrically connected to a first end of the light emitting element and the first alignment electrode; and a second electrode provided on the second bank pattern and electrically connected to a second end of the light emitting element and the second alignment electrode. According to the present invention, the display device can have improved reliability.

Description

Display device and its manufacturing method {DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF}

The present invention relates to a display device and a manufacturing method thereof.

Recently, as interest in information displays has increased, research and development on display devices have been continuously conducted.

An object of the present invention is to provide a display device capable of improving reliability and a manufacturing method thereof.

In addition, an object of the present invention is to provide a display device capable of mitigating defects due to a step of the alignment electrodes by disposing an insulating layer made of an organic film on the alignment electrodes, and a manufacturing method thereof.

A display device according to an exemplary embodiment of the present invention includes a substrate; and a plurality of pixels provided on the substrate. Here, each of the plurality of pixels may include a via layer provided on the substrate and made of an organic film; first and second alignment electrodes provided on the via layer and spaced apart from each other; a first insulating layer provided on the first and second alignment electrodes to cover the first and second alignment electrodes and having a flat surface; a first bank pattern provided on the first insulating layer on the first alignment electrode and a second bank pattern provided on the first insulating layer on the second alignment electrode; a second insulating layer respectively provided on the first and second bank patterns and the first insulating layer between the first and second bank patterns; at least one light emitting element provided on the second insulating layer between the first bank pattern and the second bank pattern; a first electrode provided on the first bank pattern and electrically connected to a first end of the light emitting element and the first alignment electrode; and a second electrode provided on the second bank pattern and electrically connected to the second end of the light emitting element and the second alignment electrode.

In one embodiment, the first insulating layer may include an organic layer.

In one embodiment, the first insulating layer and the second insulating layer may be composed of different materials. The second insulating layer may include an inorganic layer.

In one embodiment, each of the pixels may include a light emitting area where the light emitting element is disposed and a non-light emitting area adjacent to the light emitting area; and a bank provided on the first insulating layer in the non-emission region, including a first opening corresponding to the emission region and a second opening spaced apart from the first opening, and including an organic layer.

In one embodiment, the first and second bank patterns may include the organic layer. The via layer, the first insulating layer, the first and second bank patterns, and the bank may be connected to each other.

In one embodiment, the second insulating layer may partially overlap the bank.

In one embodiment, in the non-emission area, the bank may be directly disposed on the first insulating layer.

In one embodiment, the second insulating layer may correspond to the first opening of the bank.

In one embodiment, an end of the second insulating layer may contact a side surface of the bank.

In one embodiment, when viewed in cross section, one end of the second insulating layer is positioned between one side of the bank and the first bank pattern, and the other end of the insulating layer is positioned between the other side of the bank and the first bank pattern. It can be located between 2 bank patterns.

In one embodiment, the second insulating layer may not completely overlap the bank.

In one embodiment, the first electrode and the second electrode may be provided on different layers.

In one embodiment, each of the plurality of pixels is provided on the light emitting element and a third insulating layer exposing a first end and a second end of the light emitting element; a fourth insulating layer provided on the first electrode and including an inorganic film; and a fifth insulating layer provided entirely on the fourth insulating layer and the second electrode and including an inorganic film.

In one embodiment, the first electrode and the second electrode may be provided on the same layer.

In one embodiment, the first insulating layer may include a first contact hole exposing a portion of the first alignment electrode and a second contact hole exposing a portion of the second alignment electrode. The first electrode may be electrically connected to the first alignment electrode through the first contact hole. The second electrode may be electrically connected to the second alignment electrode through the second contact hole.

In one embodiment, the first and second contact holes may be located in the non-emission area.

In one embodiment, each of the plurality of pixels may include a light conversion pattern positioned on the fifth insulating layer and corresponding to the light emitting region; and a light blocking pattern positioned on the fifth insulating layer and corresponding to the non-emission region.

In one embodiment, each of the plurality of pixels may include at least one transistor positioned between the substrate and the via layer and electrically connected to the light emitting element.

In one embodiment, the ratio of the thickness of the first and second alignment electrodes to the thickness of the first insulating layer may be 1:3 or more.

A display device according to another embodiment of the present invention includes a substrate; and a plurality of pixels provided on the substrate and each including an emission area and a non-emission area. Each of the plurality of pixels may include a via layer provided on the substrate and made of an organic film; first and second alignment electrodes provided on the via layer, spaced apart from each other, and each having a first thickness; a first insulating layer provided on the first and second alignment electrodes to cover the first and second alignment electrodes, made of an organic film, and having a second thickness different from the first thickness; a first bank pattern provided on the first insulating layer on the first alignment electrode and a second bank pattern provided on the first insulating layer on the second alignment electrodes; banks provided on the first insulating layer in the non-emission region; a second insulating layer formed of an inorganic film and provided on the first insulating layer between the first and second bank patterns and the first and second bank patterns; and at least one light emitting element provided on the second insulating layer of the light emitting region.

In one embodiment, the ratio of the first thickness to the second thickness may be 1:3 or more.

The display device described above may be manufactured by including forming at least one pixel including an emission area and a non-emission area on a substrate.

In an example embodiment, forming the at least one pixel may include forming at least one transistor on the substrate; forming a via layer on the transistor; forming a first alignment electrode and a second alignment electrode spaced apart from each other on the via layer; forming a first insulating layer having a flat surface on the first and second alignment electrodes; forming a first bank pattern and a second bank pattern spaced apart from each other on the first insulating layer to correspond to the light emitting region, and forming a bank on the first insulating layer to correspond to the non-light emitting region; forming a second insulating layer on the first and second bank patterns and on the first insulating layer between the first and second bank patterns; arranging at least one light emitting element on the second insulating layer between the first bank pattern and the second bank pattern; forming a first electrode electrically connected to each of the first end of the light emitting element and the first alignment electrode on the first bank pattern; and forming second electrodes electrically connected to the second end of the light emitting element and the second alignment electrode, respectively, on the second bank pattern.

In an embodiment, the via layer, the first insulating layer, the first and second bank patterns, and the bank may include an organic layer, and the second insulating layer may include an inorganic layer.

In one embodiment, the second insulating layer may not completely overlap the bank. Here, the via layer, the first insulating layer, the first and second bank patterns, and the bank may be connected to each other.

According to an exemplary embodiment of the present invention, a display device having improved reliability and a manufacturing method thereof that alleviates defects due to a level difference between the alignment electrodes by disposing a first insulating layer made of an organic film on the alignment electrodes can be provided.

Further, according to an embodiment of the present invention, a display device capable of improving the volume ratio of ink in which light emitting elements are dispersed within a pixel by disposing a second insulating layer composed of an inorganic film on the first insulating layer, and manufacturing the same A method may be provided.

Additionally, according to an embodiment of the present invention, light emitting elements are arranged in a region other than a target region due to a structure in which a first insulating layer composed of an organic film and a second insulating layer composed of an inorganic film are stacked in the display element layer. It is possible to reduce the departure of the light emitting elements by preventing this from happening.

In addition, according to an embodiment of the present invention, an organic film in which a via layer of a pixel furnace layer including an organic film, a first insulating layer of a display element layer, bank patterns, and banks are positioned above and/or below the organic film is formed. A display device that is designed to be connected (or contacted) with the included configuration and discharges outgas generated from the organic layers to a bank, thereby omitting a process for a separate outgas discharge (or discharge) path (or path) and manufacturing thereof A method may be provided.

Effects according to an embodiment of the present invention are not limited by the contents exemplified above, and more various effects are included in the present specification.

1 and 2 are perspective views schematically illustrating a light emitting device according to an exemplary embodiment.
3 is a cross-sectional view of the light emitting device of FIG. 1;
4 is a plan view schematically illustrating a display device according to an exemplary embodiment.
5 and 6 are circuit diagrams illustrating electrical connection relationships of components included in the pixel shown in FIG. 4 according to various embodiments.
FIG. 7 is a plan view schematically illustrating a pixel illustrated in FIG. 4 .
8 is a cross-sectional view taken along lines II to II' of FIG. 7 .
9A to 12 are cross-sectional views along lines Ⅲ to Ⅲ′ of FIG. 7 .
13A and 13B are cross-sectional views taken along lines IV to IV' of FIG. 7 .
14 and 15 are diagrams showing simulation results obtained by comparing electric field fluxes of Comparative Example 1, Comparative Example 2, Comparative Example 3, and Example.
16A to 16I are cross-sectional views schematically illustrating a method of manufacturing the pixel shown in FIG. 9A.
17 and 18 schematically illustrate a pixel according to an exemplary embodiment, and are cross-sectional views corresponding to lines III to III' of FIG. 7 .
19 is a cross-sectional view taken along lines Ⅰ to Ⅰ′ in FIG. 4 .

Since the present invention may have various changes and various forms, specific embodiments are illustrated in the drawings and described in detail in the text. However, it should be understood that this is not intended to limit the present invention to the specific disclosed form, and includes all modifications, equivalents, and substitutes included in the spirit and scope of the present invention.

Like reference numbers have been used for like elements in describing each figure. In the accompanying drawings, the dimensions of the structures are shown enlarged than actual for clarity of the present invention. Terms such as first and second may be used to describe various components, but the components should not be limited by the terms. These terms are only used for the purpose of distinguishing one component from another. For example, a first element may be termed a second element, and similarly, a second element may be termed a first element, without departing from the scope of the present invention.

In this application, the terms "include" or "have" are intended to designate that there is a feature, number, step, operation, component, part, or combination thereof described in the specification, but one or more other features It should be understood that it does not preclude the possibility of the presence or addition of numbers, steps, operations, components, parts, or combinations thereof. In addition, when a part such as a layer, film, region, plate, etc. is said to be "on" another part, this includes not only the case where it is "directly on" the other part, but also the case where another part is present in the middle. In addition, in this specification, when it is said that a part such as a layer, film, region, plate, etc. is formed on another part, the formed direction is not limited to the upper direction, but includes those formed in the lateral or lower direction. . Conversely, when a part such as a layer, film, region, plate, etc. is said to be "under" another part, this includes not only the case where it is "directly below" the other part, but also the case where another part exists in the middle.

In the present application, "a component (eg 'first component') is connected (functionally or communicatively) to another component (eg 'second component') ((operatively or communicatively) When it is referred to as "coupled with/to" or "connected to", the certain component is directly connected to the other component, or another component (eg 'third component'). In addition, in this application, "connection" or "connection" may mean a physical and/or electrical connection or connection comprehensively.

Hereinafter, with reference to the accompanying drawings, a preferred embodiment of the present invention and other matters necessary for those skilled in the art to easily understand the contents of the present invention will be described in detail. In the following description, expressions in the singular number also include plural expressions unless the context clearly dictates that only the singular number is included.

1 and 2 are perspective views schematically illustrating a light emitting device LD according to an exemplary embodiment, and FIG. 3 is a cross-sectional view of the light emitting device LD of FIG. 1 .

In one embodiment of the present invention, the type and/or shape of the light emitting element LD is not limited to the embodiments shown in FIGS. 1 to 3 .

1 to 3 , the light emitting element LD includes a first semiconductor layer 11, a second semiconductor layer 13, and an active layer interposed between the first and second semiconductor layers 11 and 13 ( 12) may be included. For example, the light emitting device LD may be implemented as a light emitting stack (or stack pattern) in which the first semiconductor layer 11 , the active layer 12 , and the second semiconductor layer 13 are sequentially stacked.

The light emitting element LD may be provided in a shape extending in one direction. When the extension direction of the light emitting element LD is referred to as the longitudinal direction, the light emitting element LD may include one end (or lower end) and the other end (or upper end) along the length direction. Any one of the first and second semiconductor layers 11 and 13 may be positioned at one end of the light emitting element LD, and the first and second semiconductor layers 11 and 13 may be positioned at the other end of the light emitting element LD. 11, 13), the rest may be located. For example, the first semiconductor layer 11 may be positioned at one end of the light emitting element LD, and the second semiconductor layer 13 may be positioned at the other end of the light emitting element LD.

The light emitting device LD may be provided in various shapes. For example, as shown in FIG. 1 , the light emitting element LD has a long (ie, aspect ratio greater than 1) rod shape, bar shape, or column shape (eg, circular column shape) in a longitudinal direction (or extension direction). can have etc. In one embodiment, the length (L) of the light emitting element (LD) in the longitudinal direction may be greater than its diameter (D) (or width of the cross section). However, the present invention is not limited thereto, and according to embodiments, the light emitting element LD may be a short rod shape (ie, an aspect ratio smaller than 1) in the longitudinal direction, a bar shape, or a column as shown in FIG. 2 . It may have a shape or the like. Also, depending on the exemplary embodiment, the light emitting element LD may have a rod shape, a bar shape, a column shape, or the like having the same length L and diameter D.

Such a light emitting element (LD) is, for example, a light emitting diode (LED) manufactured in a microscopic enough to have a diameter (D) and / or length (L) of the nano scale (nano scale) to micro scale (micro scale). ) may be included.

When the light emitting element LD is long in the longitudinal direction (ie, the aspect ratio is greater than 1), the diameter D of the light emitting element LD may be about 0.5 μm to about 6 μm, and the length L may be about 1 μm to about 6 μm. It may be on the order of 10 μm. However, the diameter (D) and length (L) of the light emitting element (LD) are not limited thereto, and the light emitting element (LD) is applied to meet the requirements (or design conditions) of a lighting device or a self-luminous display device. The size of the light emitting element LD may be changed.

The first semiconductor layer 11 may include, for example, at least one n-type semiconductor layer. For example, the first semiconductor layer 11 includes any one semiconductor material selected from among InAlGaN, GaN, AlGaN, InGaN, AlN, and InN, and includes a first conductive dopant (or an n-type dopant) such as Si, Ge, or Sn. ) may be a doped n-type semiconductor layer. However, the material constituting the first semiconductor layer 11 is not limited thereto, and the first semiconductor layer 11 may be formed of various other materials. The first semiconductor layer 11 may include an upper surface contacting the active layer 12 along the length direction of the light emitting element LD and a lower surface exposed to the outside. A lower surface of the first semiconductor layer 11 may be one end (or lower end) of the light emitting device LD.

The active layer 12 is disposed on the first semiconductor layer 11 and may be formed in a single or multiple quantum well structure. For example, when the active layer 12 is formed of a multi-quantum well structure, the active layer 12 includes a barrier layer (not shown), a strain reinforcing layer, and a well layer. It can be periodically and repeatedly stacked in units of. The strain enhancement layer may have a lattice constant smaller than that of the barrier layer to further enhance strain applied to the well layer, for example, compressive strain. However, the structure of the active layer 12 is not limited to the above-described embodiment.

The active layer 12 may emit light having a wavelength of 400 nm to 900 nm, and a double hetero structure may be used. In one embodiment, a clad layer (not shown) doped with a conductive dopant may be formed above and/or below the active layer 12 along the length direction of the light emitting element LD. For example, the cladding layer may be formed of an AlGaN layer or an InAlGaN layer. Depending on the embodiment, materials such as AlGaN and InAlGaN may be used to form the active layer 12, and various other materials may constitute the active layer 12. The active layer 12 may include a first surface in contact with the first semiconductor layer 11 and a second surface in contact with the second semiconductor layer 13 .

When an electric field of a predetermined voltage or higher is applied to both ends of the light emitting element LD, electron-hole pairs are coupled in the active layer 12 and the light emitting element LD emits light. By controlling light emission of the light emitting element LD using this principle, the light emitting element LD can be used as a light source (or light emitting source) of various light emitting devices including pixels of a display device.

The second semiconductor layer 13 is disposed on the second surface of the active layer 12 and may include a semiconductor layer of a different type from the first semiconductor layer 11 . For example, the second semiconductor layer 13 may include at least one p-type semiconductor layer. For example, the second semiconductor layer 13 includes at least one semiconductor material of InAlGaN, GaN, AlGaN, InGaN, AlN, and InN, and a second conductive dopant such as Mg, Zn, Ca, Sr, Ba, etc. ( or a p-type semiconductor layer doped with a p-type dopant). However, the material constituting the second semiconductor layer 13 is not limited thereto, and other various materials may constitute the second semiconductor layer 13 . The second semiconductor layer 13 may include a lower surface contacting the second surface of the active layer 12 along the length direction of the light emitting element LD and an upper surface exposed to the outside. Here, the upper surface of the second semiconductor layer 13 may be the other end (or upper end) of the light emitting element LD.

In one embodiment, the first semiconductor layer 11 and the second semiconductor layer 13 may have different thicknesses in the length direction of the light emitting device LD. For example, the first semiconductor layer 11 may have a relatively thicker thickness than the second semiconductor layer 13 along the length direction of the light emitting element LD. Accordingly, the active layer 12 of the light emitting device LD may be positioned closer to the upper surface of the second semiconductor layer 13 than to the lower surface of the first semiconductor layer 11 .

Meanwhile, the first semiconductor layer 11 and the second semiconductor layer 13 are illustrated as being composed of one layer, but the present invention is not limited thereto. In one embodiment, each of the first semiconductor layer 11 and the second semiconductor layer 13 according to the material of the active layer 12 is at least one or more layers, for example, a cladding layer and / or TSBR (tensile strain barrier reducing) It may contain more layers. The TSBR layer may be a strain relief layer disposed between semiconductor layers having different lattice structures and serving as a buffer to reduce a difference in lattice constant. The TSBR layer may be composed of a p-type semiconductor layer such as p-GaInP, p-AlInP, or p-AlGaInP, but the present invention is not limited thereto.

Depending on the embodiment, the light emitting element LD includes a contact electrode disposed on the second semiconductor layer 13 in addition to the above-described first semiconductor layer 11, active layer 12, and second semiconductor layer 13 ( (Not shown, hereinafter referred to as 'first contact electrode') may be further included. In addition, according to another embodiment, another contact electrode (not shown, hereinafter referred to as a 'second contact electrode') disposed on one end of the first semiconductor layer 11 may be further included.

Each of the first and second contact electrodes may be an ohmic contact electrode, but the present invention is not limited thereto. According to embodiments, the first and second contact electrodes may be Schottky contact electrodes. The first and second contact electrodes may include a conductive material. For example, the first and second contact electrodes are made of chromium (Cr), titanium (Ti), aluminum (Al), gold (Au), nickel (Ni), and oxides or alloys thereof alone or in combination. It may include the opaque metal used, but the present invention is not limited thereto. According to an embodiment, the first and second contact electrodes may include indium tin oxide (ITO), indium zinc oxide (IZO), zinc oxide (ZnO _x ), indium gallium zinc oxide ( A transparent conductive oxide such as indium gallium zinc oxide (IGZO) or indium tin zinc oxide (ITZO) may be included. Here, zinc oxide (ZnO _x ) may be zinc oxide (ZnO) and/or zinc peroxide (ZnO ₂ ).

Materials included in the first and second contact electrodes may be the same as or different from each other. The first and second contact electrodes may be substantially transparent or translucent. Accordingly, light generated by the light emitting element LD may pass through each of the first and second contact electrodes and be emitted to the outside of the light emitting element LD. According to the embodiment, the light generated by the light emitting element LD is emitted to the outside of the light emitting element LD through a region excluding both ends of the light emitting element LD without passing through the first and second contact electrodes. In this case, the first and second contact electrodes may include an opaque metal.

In one embodiment of the present invention, the light emitting element LD may further include an insulating film 14 (or an insulating film). However, depending on the embodiment, the insulating film 14 may be omitted, and may be provided to cover only a part of the first semiconductor layer 11 , the active layer 12 , and the second semiconductor layer 13 .

The insulating film 14 may prevent an electrical short circuit that may occur when the active layer 12 contacts a conductive material other than the first and second semiconductor layers 11 and 13 . In addition, the insulating layer 14 may minimize surface defects of the light emitting element LD to improve the lifespan and luminous efficiency of the light emitting element LD. In addition, when the plurality of light emitting elements LD are closely arranged, the insulating layer 14 may prevent an unwanted short circuit that may occur between the light emitting elements LD. As long as the active layer 12 can prevent a short circuit from occurring with an external conductive material, the presence or absence of the insulating film 14 is not limited.

The insulating film 14 may be provided in a form entirely surrounding an outer circumferential surface of the light emitting stack including the first semiconductor layer 11 , the active layer 12 , and the second semiconductor layer 13 .

In the above-described embodiment, the insulating film 14 has been described in the form of entirely surrounding the outer circumferential surface of each of the first semiconductor layer 11, the active layer 12, and the second semiconductor layer 13, but the present invention is limited thereto. It is not. According to an embodiment, when the light emitting device LD includes the first contact electrode, the insulating layer 14 includes the first semiconductor layer 11, the active layer 12, the second semiconductor layer 13, and the first contact electrode. The outer circumferential surface of each electrode may be entirely surrounded. Further, according to another exemplary embodiment, the insulating layer 14 may not entirely surround the outer circumferential surface of the first contact electrode or only partially surround the outer circumferential surface of the first contact electrode and may not surround the rest of the outer circumferential surface of the first contact electrode. there is. Also, according to the exemplary embodiment, a first contact electrode is disposed at the other end (or upper end) of the light emitting element LD, and a second contact electrode is disposed at one end (or lower end) of the light emitting element LD. In this case, the insulating layer 14 may expose at least one region of each of the first and second contact electrodes.

The insulating layer 14 may include a transparent insulating material. For example, the insulating film 14 may include silicon oxide (SiO _x ), silicon nitride (SiN _x ), silicon oxynitride (SiO _x N _y ), aluminum oxide (AlO _x ), titanium oxide (TiO _x ), hafnium oxide ( HfO _x ), titanium strontium oxide (SrTiO _x ), cobalt oxide (Co _x O _y ), magnesium oxide (MgO), zinc oxide (ZnO _x ), ruthenium oxide (RuO _x ), nickel oxide (NiO), tungsten oxide (WO _x ), tantalum oxide (TaO _x ), gadolinium oxide (GdO _x ), zirconium oxide (ZrO _x ), gallium oxide (GaO _x ), vanadium oxide (V _x O _y ), ZnO:Al, ZnO:B, In _x O _y :H, niobium oxide (Nb _x O _y ), magnesium fluoride (MgF _x ), aluminum fluoride (AlF _x ), alucone polymer film, titanium nitride (TiN), tantalum nitride (TaN), aluminum nitride (AlN _X ), gallium nitride (GaN), tungsten nitride (WN), hafnium nitride (HfN), niobium nitride (NbN), gadolinium nitride (GdN), zirconium nitride (ZrN), vanadium nitride (VN), etc. It may include one or more insulating materials selected from the group, but the present invention is not limited thereto, and various materials having insulating properties may be used as the material of the insulating layer 14 .

The insulating film 14 may be provided in the form of a single layer or in the form of multiple layers including a double layer. For example, when the insulating film 14 is composed of a double layer including a sequentially stacked first insulating layer and a second insulating layer, the first insulating layer and the second insulating layer are composed of different materials (or materials). and can be formed by different processes. Depending on the embodiment, the first insulating layer and the second insulating layer may include the same material and be formed by a continuous process.

Depending on the embodiment, the light emitting element LD may be implemented as a light emitting pattern of a core-shell structure. In this case, the above-described first semiconductor layer 11 may be located in the core of the light emitting device LD, that is, in the middle (or center), and the active layer 12 may be formed on the first semiconductor layer 11 It may be provided and/or formed in a form surrounding the outer circumferential surface of, and the second semiconductor layer 13 may be provided and/or formed in a form surrounding the active layer 12 . In addition, the light emitting element LD may further include a contact electrode (not shown) surrounding at least one side of the second semiconductor layer 13 . Also, according to the exemplary embodiment, the light emitting device LD may further include an insulating layer 14 provided on an outer circumferential surface of the light emitting pattern having a core-shell structure and including a transparent insulating material. The light emitting device LD implemented with a light emitting pattern of a core-shell structure may be manufactured by a growth method.

The light emitting element LD described above may be used as a light emitting source (or light source) of various display devices. The light emitting device LD may be manufactured through a surface treatment process. For example, when a plurality of light emitting devices LD are mixed in a liquid solution (or solvent) and supplied to each pixel area (eg, a light emitting area of each pixel or a light emitting area of each sub-pixel), the light emission Each of the light emitting elements LD may be surface-treated so that the elements LD may be uniformly sprayed in the solution without uneven aggregation.

The above-described light emitting unit (or light emitting device) including the light emitting element LD may be used in various types of electronic devices requiring a light source, including display devices. For example, when a plurality of light emitting elements LD are disposed in a pixel area of each pixel of the display panel, the light emitting elements LD may be used as a light source of each pixel. However, the application field of the light emitting element LD is not limited to the above example. For example, the light emitting device LD may be used in other types of electronic devices requiring a light source, such as a lighting device.

4 is a plan view schematically illustrating a display device according to an exemplary embodiment.

In FIG. 4 , for convenience, the structure of the display device is briefly illustrated centering on the display area DA where an image is displayed.

Display devices include smartphones, televisions, tablet PCs, mobile phones, video phones, e-book readers, desktop PCs, laptop PCs, netbook computers, workstations, servers, PDAs, portable multimedia players (PMPs), MP3 players, medical devices, The present invention may be applied to any electronic device having a display surface applied to at least one surface, such as a camera or a wearable device.

1 to 4 , the display device includes a substrate SUB, a plurality of pixels PXL provided on the substrate SUB and each including at least one light emitting element LD, and a plurality of pixels PXL on the substrate SUB. It may include a driving unit provided on and driving the pixels PXL, and a wiring unit connecting the pixels PXL and the driving unit.

The display device may be classified into a passive matrix type display device and an active matrix type display device according to a method of driving the light emitting element LD. For example, when the display device is implemented as an active matrix type, each of the pixels PXL includes a driving transistor that controls the amount of current supplied to the light emitting element LD and a switching transistor that transfers a data signal to the driving transistor. can do.

The display device may be provided in various shapes, and for example, may be provided in a rectangular plate shape having two pairs of sides parallel to each other, but the present invention is not limited thereto. When the display device is provided in the shape of a rectangular plate, any one pair of two pairs of sides may be provided longer than the other pair of sides. For convenience, a case in which the display device has a rectangular shape having a pair of long sides and a pair of short sides is shown, and the extension direction of the long side is the second direction DR2, the extension direction of the short side is the first direction DR1, and the substrate The thickness direction of (SUB) is indicated as the third direction (DR3). In a display device provided in a rectangular plate shape, a corner portion where one long side and one short side come into contact (or meet) may have a round shape.

The substrate SUB may include a display area DA and a non-display area NDA.

The display area DA may be an area provided with pixels PXL displaying an image. The non-display area NDA may be an area provided with a driver for driving the pixels PXL and a portion of a wiring unit connecting the pixels PXL and the driver.

The non-display area NDA may be positioned adjacent to the display area DA. The non-display area NDA may be provided on at least one side of the display area DA. For example, the non-display area NDA may surround the circumference (or edge) of the display area DA. A wiring part connected to the pixels PXL and a driving part connected to the wiring part and driving the pixels PXL may be provided in the non-display area NDA.

The wiring unit may electrically connect the driving unit and the pixels PXL. The wiring unit may include signal lines that provide signals to each pixel PXL and are connected to each pixel PXL, for example, a fan-out line connected to a scan line, a data line, an emission control line, and the like. Also, according to an embodiment, the wiring unit includes signal lines connected to each pixel PXL, for example, a fan-out line connected to a control line, a sensing line, etc., in order to compensate for a change in electrical characteristics of each pixel PXL in real time. can do. Additionally, the wiring unit may include a fan-out line that supplies a predetermined voltage to each pixel PXL and is connected to power lines connected to each pixel PXL.

The substrate SUB may include a transparent insulating material to transmit light. The substrate SUB may be a rigid substrate or a flexible substrate.

One area of the substrate SUB may be provided as the display area DA, where the pixels PXL are disposed, and the remaining area of the substrate SUB may be provided as the non-display area NDA. For example, the substrate SUB may include a display area DA including pixel areas in which each pixel PXL is disposed and a ratio disposed around (or adjacent to) the display area DA. A display area NDA may be included.

Each of the pixels PXL may be provided in the display area DA on the substrate SUB. In one embodiment, the pixels PXL may be arranged in the display area DA in a stripe arrangement structure, but the present invention is not limited thereto.

Each pixel PXL may include at least one light emitting element LD driven by a corresponding scan signal and data signal. The light emitting device LD may have a nanoscale or microscale size and may be connected in parallel with light emitting devices disposed adjacent to each other, but the present invention is not limited thereto. The light emitting element LD may constitute a light source of each pixel PXL.

Each pixel PXL includes at least one light source driven by a predetermined signal (eg, a scan signal and a data signal) and/or a predetermined power source (eg, a first driving power supply and a second driving power supply, etc.) , For example, the light emitting device LD shown in FIGS. 1 to 3 may be included. However, the type of light emitting device LD that can be used as a light source of each pixel PXL in the embodiment of the present invention is not limited thereto.

The driving unit supplies a predetermined signal and a predetermined power to each pixel PXL through a wiring unit, and thus controls driving of the pixel PXL.

5 and 6 are circuit diagrams illustrating electrical connection relationships of components included in the pixel PXL shown in FIG. 4 according to various embodiments.

For example, FIGS. 5 and 6 illustrate electrical connection relationships of components included in a pixel PXL applicable to an active matrix display device according to various embodiments. However, the types of components included in the pixel PXL applicable to the embodiment of the present invention are not limited thereto.

In FIGS. 5 and 6 , not only components included in the pixel PXL shown in FIG. 4 but also regions where the components are provided (or located) are collectively referred to as pixels PXL.

Referring to FIGS. 1 to 6 , the pixel PXL may include a light emitting unit (EMU) (or light emitting unit) that generates light having a luminance corresponding to a data signal. Also, the pixel PXL may selectively further include a pixel circuit PXC for driving the light emitting unit EMU.

According to an embodiment, the light emitting unit EMU is connected to the first driving power supply VDD and connected to the first power line PL1 to which the voltage of the first driving power supply VDD is applied and the second driving power supply VSS. and a plurality of light emitting devices LD connected in parallel between the second power line PL2 to which the voltage of the second driving power source VSS is applied. For example, the light emitting unit EMU includes a first pixel electrode PE1 connected to the first driving power source VDD via the pixel circuit PXC and the first power line PL1, and a second power line ( A second pixel electrode PE2 connected to the second driving power supply VSS through PL2, and a plurality of light emitting elements connected in parallel in the same direction between the first and second pixel electrodes PE1 and PE2 ( LD) may be included. In one embodiment, the first pixel electrode PE1 may be an anode, and the second pixel electrode PE2 may be a cathode.

Each of the light emitting elements LD included in the light emitting unit EMU has one end connected to the first driving power supply VDD through the first pixel electrode PE1 and second driving through the second pixel electrode PE2. It may include the other end connected to the power supply (VSS). The first driving power source VDD and the second driving power source VSS may have different potentials. For example, the first driving power supply VDD may be set to a high-potential power supply, and the second driving power supply VSS may be set to a low-potential power supply. In this case, the potential difference between the first and second driving power supplies VDD and VSS may be set to be higher than or equal to the threshold voltage of the light emitting elements LD during the light emitting period of the pixel PXL.

As described above, each light emitting element LD connected in parallel in the same direction (for example, in a forward direction) between the first pixel electrode PE1 and the second pixel electrode PE2 to which voltages of different power sources are supplied is Each effective light source can be configured.

The light emitting elements LD of the light emitting unit EMU may emit light with luminance corresponding to the driving current supplied through the corresponding pixel circuit PXC. For example, during each frame period, a driving current corresponding to a grayscale value of corresponding frame data of the pixel circuit PXC may be supplied to the light emitting unit EMU. The driving current supplied to the light emitting unit EMU may be divided and flowed to each of the light emitting elements LD. Accordingly, while each light emitting element LD emits light with a luminance corresponding to the current flowing therethrough, the light emitting unit EMU may emit light with a luminance corresponding to the driving current.

Meanwhile, although both ends of the light emitting devices LD are connected in the same direction between the first and second driving power sources VDD and VSS, the present invention is not limited thereto. Depending on the embodiment, the light emitting unit EMU may further include at least one non-effective light source, for example, a reverse light emitting element LDr, in addition to the light emitting elements LD constituting each effective light source. The reverse light emitting device LDr is connected in parallel between the first and second pixel electrodes PE1 and PE2 together with the light emitting devices LD constituting the effective light sources, and the light emitting devices LD and may be connected between the first and second pixel electrodes PE1 and PE2 in opposite directions. The reverse light emitting element LDr maintains an inactive state even when a predetermined driving voltage (eg, a forward driving voltage) is applied between the first and second pixel electrodes PE1 and PE2, and accordingly Substantially no current flows through the reverse light emitting element LDr.

The pixel circuit PXC may be connected to the scan line Si and the data line Dj of the pixel PXL. Also, the pixel circuit PXC may be connected to the control line CLi and the sensing line SENj of the pixel PXL. For example, when the pixel PXL is disposed in the i-th row and j-th column of the display area DA, the pixel circuit PXC of the pixel PXL extends along the i-th scan line Si of the display area DA. , may be connected to the j-th data line Dj, the i-th control line CLi, and the j-th sensing line SENj.

The pixel circuit PXC may include first to third transistors T1 to T3 and a storage capacitor Cst.

The first transistor T1 is a driving transistor for controlling the driving current applied to the light emitting unit EMU, and may be connected between the first driving power source VDD and the light emitting unit EMU. Specifically, the first terminal of the first transistor T1 may be connected (or connected) to the first driving power supply VDD through the first power line PL1, and the second terminal of the first transistor T1 is connected to the second node N2, and the gate electrode of the first transistor T1 may be connected to the first node N1. The first transistor T1 controls the amount of driving current applied from the first driving power source VDD to the light emitting unit EMU through the second node N2 according to the voltage applied to the first node N1. can do. In one embodiment, the first terminal of the first transistor T1 may be a drain electrode and the second terminal of the first transistor T1 may be a source electrode, but the present invention is not limited thereto. Depending on embodiments, the first terminal may be a source electrode and the second terminal may be a drain electrode.

The second transistor T2 is a switching transistor that selects the pixel PXL in response to the scan signal and activates the pixel PXL, and may be connected between the data line Dj and the first node N1. A first terminal of the second transistor T2 is connected to the data line Dj, a second terminal of the second transistor T2 is connected to the first node N1, and a gate electrode of the second transistor T2. may be connected to the scan line Si. The first terminal and the second terminal of the second transistor T2 are different terminals. For example, when the first terminal is the drain electrode, the second terminal may be the source electrode.

The second transistor T2 is turned on when a scan signal of a gate-on voltage (eg, a high level voltage) is supplied from the scan line Si, so that the data line Dj and the first node ( N1) can be electrically connected. The first node N1 is a point where the second terminal of the second transistor T2 and the gate electrode of the first transistor T1 are connected, and the second transistor T2 is connected to the gate electrode of the first transistor T1. Data signals can be transmitted.

The third transistor T3 obtains a sensing signal through the sensing line SENj by connecting the first transistor T1 to the sensing line SENj, and uses the sensing signal to obtain a threshold voltage of the first transistor T1. It is possible to detect characteristics of the pixel PXL, including the like. Information on the characteristics of the pixels PXL may be used to convert image data so that characteristic deviations between the pixels PXL can be compensated for. The second terminal of the third transistor T3 may be connected to the second terminal of the first transistor T1, the first terminal of the third transistor T3 may be connected to the sensing line SENj, and the third transistor T3 may be connected to the sensing line SENj. The gate electrode of (T3) may be connected to the control line CLi. Also, a first terminal of the third transistor T3 may be connected to the initialization power supply. The third transistor T3 is an initialization transistor capable of initializing the second node N2, and is turned on when a sensing control signal is supplied from the control line CLi to supply the voltage of the initialization power supply to the second node N2. can be forwarded to Accordingly, the second storage electrode of the storage capacitor Cst connected to the second node N2 may be initialized.

A first storage electrode of the storage capacitor Cst may be connected to the first node N1, and a second storage electrode of the storage capacitor Cst may be connected to the second node N2. The storage capacitor Cst is charged with a data voltage corresponding to a data signal supplied to the first node N1 during one frame period. Accordingly, the storage capacitor Cst may store a voltage corresponding to a difference between the voltage of the gate electrode of the first transistor T1 and the voltage of the second node N2.

In FIG. 5 , an embodiment in which all light emitting devices LD constituting the light emitting unit EMU are connected in parallel is illustrated, but the present invention is not limited thereto. Depending on the embodiment, the light emitting unit (EMU) may be configured to include at least one serial stage (or stage) including a plurality of light emitting elements (LD) connected in parallel with each other. That is, the light emitting unit EMU may have a serial/parallel mixed structure as shown in FIG. 6 .

Referring to FIG. 6 , the light emitting unit EMU may include first and second series terminals SET1 and SET2 sequentially connected between the first and second driving power supplies VDD and VSS. Each of the first and second series terminals SET1 and SET2 includes two electrodes PE1 and CTE1 , CTE2 and PE2 constituting an electrode pair of the corresponding series terminal, the two electrodes PE1 and CTE1 , A plurality of light emitting devices LD connected in parallel in the same direction between CTE2 and PE2) may be included.

The first series stage SET1 (or first stage) includes a first pixel electrode PE1 and a first intermediate electrode CTE1, and is interposed between the first pixel electrode PE1 and the first intermediate electrode CTE1. It may include at least one first light emitting element LD1 connected thereto. In addition, the first series terminal SET1 may include a reverse light emitting element LDr connected in the opposite direction to the first light emitting element LD1 between the first pixel electrode PE1 and the first intermediate electrode CTE1. .

The second series stage SET2 (or second stage) includes the second intermediate electrode CTE2 and the second pixel electrode PE2, and is interposed between the second intermediate electrode CTE2 and the second pixel electrode PE2. It may include at least one second light emitting element LD2 connected thereto. In addition, the second series terminal SET2 may include a reverse light emitting element LDr connected in the opposite direction to the second light emitting element LD2 between the second intermediate electrode CTE2 and the second pixel electrode PE2. .

The first intermediate electrode CTE1 and the second intermediate electrode CTE2 may be electrically and/or physically connected. The first intermediate electrode CTE1 and the second intermediate electrode CTE2 may form an intermediate electrode CTE that electrically connects the first series terminal SET1 and the second series terminal SET2 to each other.

In the above-described embodiment, the first pixel electrode PE1 of the first series end SET1 is the anode of each pixel PXL, and the second pixel electrode PE2 of the second series end SET2 is the corresponding pixel ( PXL) may be the cathode.

As described above, the light emitting unit EMU of the pixel PXL including the series terminals SET1 and SET2 (or light emitting elements LD) connected in a series/parallel mixed structure has a drive current according to the product specifications applied. /Voltage conditions can be easily adjusted.

In particular, the light emitting unit EMU of the pixel PXL including the series terminals SET1 and SET2 (or the light emitting elements LD) connected in a series/parallel mixed structure has the light emitting elements LD connected only in parallel. Driving current may be reduced compared to the light emitting unit of the structure. In addition, the light emitting unit EMU of the pixel PXL including the series terminals SET1 and SET2 connected in a serial/parallel mixed structure is larger than a light emitting unit having a structure in which the same number of light emitting elements LD are all connected in series. A driving voltage applied to both ends of the light emitting unit EMU may be reduced. Furthermore, the light emitting unit EMU of the pixel PXL including the series stages SET1 and SET2 (or light emitting elements LD) connected in a series/parallel mixed structure includes all of the series stages (or stages). Compared to a light emitting unit having a structure connected in series, a larger number of light emitting devices LD may be included between the same number of electrodes PE1 , CTE1 , CTE2 , and PE2 . In this case, the light emission efficiency of the light emitting devices LD may be improved, and even if a defect occurs in a specific series stage (or stage), the ratio of the light emitting devices LD that does not emit light is relatively reduced due to the defect. Accordingly, the decrease in light emission efficiency of the light emitting devices LD can be alleviated.

5 and 6 disclose an embodiment in which the first, second, and third transistors T1, T2, and T3 included in the pixel circuit PXC are all N-type transistors, but the present invention is limited thereto. It doesn't work. For example, at least one of the aforementioned first, second, and third transistors T1, T2, and T3 may be changed to a P-type transistor. 5 and 6 disclose an embodiment in which the light emitting unit EMU is connected between the pixel circuit PXC and the second driving power supply VSS, but the light emitting unit EMU is the first driving power supply ( VDD) and the pixel circuit PXC.

The structure of the pixel circuit PXC may be variously modified. For example, the pixel circuit PXC may include at least one transistor element such as a transistor element for initializing the first node N1 and/or a transistor element for controlling the emission time of the light emitting elements LD, or a second transistor element. Other circuit elements such as a boosting capacitor for boosting the voltage of the 1 node N1 may be additionally included.

The structure of the pixel PXL applicable to the present invention is not limited to the embodiments illustrated in FIGS. 5 and 6 , and the corresponding pixel PXL may have various structures. For example, the pixel PXL may be configured inside a passive light emitting display device or the like. In this case, the pixel circuit PXC is omitted, and both ends of the light emitting elements LD included in the light emitting unit EMU are connected to the scan line Si, the data line Dj, and the first driving power supply VDD. The first power line PL1 to which this is applied, the second power line PL2 to which the second driving power source VSS is applied, and/or a predetermined control line may be directly connected.

FIG. 7 is a plan view schematically illustrating the pixel PXL shown in FIG. 4 .

In FIG. 7 , for convenience, the transistors electrically connected to the light emitting elements LD and the signal lines electrically connected to the transistors are omitted.

In FIG. 7 , for convenience of description, a horizontal direction (or horizontal direction) on a plane is the first direction DR1 and a vertical direction (or vertical direction) on the plane is the second direction DR2, and the substrate SUB ) is indicated as the third direction (DR3). The first, second, and third directions DR1 , DR2 , and DR3 may mean directions indicated by the first, second, and third directions DR1 , DR2 , and DR3 , respectively.

Referring to FIGS. 1 to 7 , the pixel PXL may be located in a pixel area PXA provided (or provided) on the substrate SUB. The pixel area PXA may include an emission area EMA and a non-emission area NEMA.

The pixel PXL may include a bank BNK located in the non-emission area NEMA and light emitting elements LD located in the emission area EMA.

The bank BNK is a structure that defines (or partitions) the pixel area PXA (or the light emitting area EMA) of each pixel PXL and adjacent pixels PXL, and may be, for example, a pixel defining layer. there is.

In an embodiment, in the process of supplying (or injecting) the light emitting elements LD to the pixel PXL, the bank BNK designates each light emitting area EMA to which the light emitting elements LD are to be supplied. It may be a pixel defining layer or a dam structure. For example, since the light emitting area EMA of the pixel PXL is partitioned by the bank BNK, the mixed liquid (eg, ink) including the light emitting elements LD in a desired amount and/or type in the light emitting area EMA. can be supplied (or injected). In addition, the bank BNK may be a pixel defining layer that finally defines each light emitting region EMA to which the color conversion layer is to be supplied in the process of supplying the color conversion layer (not shown) to the pixel PXL.

According to an embodiment, the bank BNK is configured to include at least one light blocking material and/or a reflective material (or scattering material) so that light (or light) is transmitted between the pixel PXL and adjacent pixels PXL. Leakage can prevent poor light leakage. According to exemplary embodiments, the bank BNK may include a transparent material (or material). The transparent material may include, for example, polyamides resin, polyimide resin, etc., but the present invention is not limited thereto. According to another embodiment, a reflective material layer may be separately provided and/or formed on the bank BNK to further improve the efficiency of light emitted from the pixel PXL.

In one embodiment, the bank BNK may include an organic layer (or an organic insulating layer). The bank BNK is included in the pixel PXL and is connected to (“in contact with” or “in contact with”) other insulating layers composed of organic films to discharge (or emit) outgas generated from the insulating layers. ) can be used as a discharge unit.

The bank BNK may include at least one opening OP exposing components positioned below the bank BNK in the pixel area PXA. For example, the bank BNK may include a first opening OP1 and a second opening OP2 exposing components located below the bank BNK in the pixel area PXA. In an exemplary embodiment, the emission area EMA of the pixel PXL and the first opening OP1 of the bank BNK may correspond to each other.

In the pixel area PXA, the second opening OP2 is spaced apart from the first opening OP1 and may be positioned adjacent to one side, for example, an upper side of the pixel area PXA. In an embodiment, the second opening OP2 is an electrode separation in which at least one alignment electrode ALE is separated from at least one alignment electrode ALE provided in adjacent pixels PXL in the second direction DR2. can be an area.

The second insulating layer INS2 may be positioned on the alignment electrodes ALE. The second insulating layer INS2 may correspond to the first opening OP1 of the bank BNK1. In this case, ends of the second insulating layer INS2 may abut or contact side surfaces of the bank BNK. However, the present invention is not limited thereto. Depending on the embodiment, end portions of the second insulating layer INS2 may be spaced apart from the side surfaces of the banks BNK within the light emitting region EMA without contacting the side surfaces of the banks BNK. Also, according to another embodiment, the second insulating layer INS2 may partially overlap the bank BNK. In one embodiment, the second insulating layer INS2 may be positioned in the pixel area PXA of the pixel PXL so as not to completely overlap the bank BNK. For example, the second insulating layer INS2 may not completely block the upper surface of the bank BNK in order to utilize the bank BNK as a discharge unit for outgas discharge, within the pixel area PXA. ) and can be designed not to overlap completely.

The second insulating layer INS2 may be an inorganic film (or inorganic insulating film) containing an inorganic material. For example, the second insulating layer INS2 includes at least one of metal oxides such as silicon nitride (SiN _x ), silicon oxide (SiO _x ), silicon oxynitride (SiO _x N _y ), and aluminum oxide (AlO _x ). can do. Depending on the embodiment, the second insulating layer INS2 may be provided as a single layer, but may also be provided as multiple layers of at least a double layer or more. For example, when the second insulating layer INS2 is composed of a double layer including a sequentially stacked first layer and a second layer, the first layer and the second layer may be composed of different types of inorganic films. and can be formed by different processes. Depending on the embodiment, the first layer and the second layer are composed of the same type of inorganic film and may be formed by a continuous process.

The pixel PXL includes at least pixel electrodes PE provided in the light emitting area EMA, light emitting elements LD electrically connected to the pixel electrodes PE, and corresponding to the pixel electrodes PE. A bank pattern BNKP and alignment electrodes ALE provided at locations may be included. For example, the pixel PXL includes first and second pixel electrodes PE1 and EP2 provided in at least the light emitting area EMA, light emitting elements LD, and first and second bank patterns BNKP1 and BNKP2. ), and first and second alignment electrodes ALE1 and ALE2. The number, shape, size, and arrangement of each of the pixel electrodes PE and/or the alignment electrodes ALE may vary depending on the structure of the pixel PXL (in particular, the light emitting unit EMU). can be changed.

In an exemplary embodiment, alignment electrodes ALE, bank patterns BNKP, light emitting elements LD, and pixel electrodes ( PE) may be provided in order, but the present invention is not limited thereto. Depending on the embodiment, the position and formation order of the electrode patterns constituting the pixel PXL (or light emitting unit EMU) (or light emitting unit) may be variously changed. A description of the stacked structure of the pixel PXL will be described later with reference to FIGS. 8 to 13B.

The alignment electrodes ALE may include a first alignment electrode ALE1 and a second alignment electrode ALE2 arranged to be spaced apart from each other in the first direction DR1 .

At least one of the first and second alignment electrodes ALE1 and ALE2 may have a second opening OP2 ( Alternatively, the electrode may be separated from another electrode (eg, the alignment electrode ALE provided to each of the adjacent pixels PXL in the second direction DR2) within the electrode separation area. For example, one end of the first alignment electrode ALE1 is disposed above the corresponding pixel PXL in the second direction DR2 within the second opening OP2 and is positioned above the first alignment electrode ALE1 of the pixel PXL. can be separated from

The first alignment electrode ALE1 may be electrically connected to the first transistor T1 described with reference to FIGS. 5 and 6 through the first contact portion CNT1, and the second alignment electrode ALE2 may be a second contact It may be electrically connected to the second driving power supply VSS (or the second power line PL2 ) described with reference to FIGS. 5 and 6 through the unit CNT2 .

The first contact portion CNT1 may be formed by removing a portion of at least one insulating layer positioned between the first alignment electrode ALE1 and the first transistor T1, and the second contact portion CNT2 may be formed by removing a portion of the insulating layer between the first alignment electrode ALE1 and the first transistor T1. A portion of at least one insulating layer located between the alignment electrode ALE2 and the second power line PL2 may be removed. In one embodiment, the first contact portion CNT1 and the second contact portion CNT2 may be located in the non-emission area NEMA to overlap the bank BNK. However, the present invention is not limited thereto, and according to embodiments, the first and second contact portions CNT1 and CNT2 may be located in the second opening OP2 that is an electrode separation area or in the light emitting area EMA. there is.

Each of the first alignment electrode ALE1 and the second alignment electrode ALE2 receives a predetermined signal (or a predetermined signal) from an alignment pad (not shown) located in the non-display area NDA in the alignment step of the light emitting devices LD. alignment signal). For example, the first alignment electrode ALE1 may receive the first alignment signal (or first alignment voltage) from the first alignment pad, and the second alignment electrode ALE2 may receive the second alignment signal from the second alignment pad. A signal (or second alignment voltage) may be received. The above-described first and second alignment signals may be signals having a voltage difference and/or a phase difference sufficient to align the light emitting devices LD between the first and second alignment electrodes ALE1 and ALE2. can At least one of the first and second alignment signals may be an AC signal, but the present invention is not limited thereto.

Each alignment electrode ALE may be provided in a bar shape having a constant width along the second direction DR2, but the present invention is not limited thereto. Depending on the embodiment, each alignment electrode ALE may or may not have a curved portion in the non-emission area NEMA and/or the second opening OP2, which is an electrode separation area, and may or may not have a curved portion in the remaining area except for the emission area EMA. The shape and/or size in is not particularly limited and may be variously changed.

The bank pattern BNKP is provided in at least the light emitting area EMA of the pixel PXL, and may extend along the second direction DR2 in the light emitting area EMA. The bank pattern BNKP (also called "wall pattern", "protrusion pattern", "support pattern", "wall" or "pattern") has a constant width along the direction extending within the light emitting area EMA. The branch may have a bar shape.

The bank pattern BNKP may include a first bank pattern BNKP1 and a second bank pattern BNKP that are spaced apart from each other in the first direction DR1.

The first bank pattern BNKP1 may be provided on the first alignment electrode ALE1 and overlap the first alignment electrode ALE1. The second bank pattern BNKP2 may be provided on the second alignment electrode ALE2 and overlap the second alignment electrode ALE2. Light emitting elements LD may be aligned (or disposed) between the first bank pattern BNKP1 and the second bank pattern BNKP2 . In an embodiment, the bank pattern BNKP may be a structure that accurately defines (or regulates) an alignment position of the light emitting elements LD in the light emitting area EMA of the pixel PXL.

At least two to several tens of light emitting elements LD may be arranged and/or provided in the light emitting area EMA (or pixel area PXA), but the number of light emitting elements LD is not limited thereto. no. Depending on the embodiment, the number of light emitting elements LD arranged and/or provided in the light emitting area EMA (or pixel area PXA) may be variously changed.

The light emitting elements LD may be disposed between the first alignment electrode ALE1 and the second alignment electrode ALE2 . Each of the light emitting devices LD may be the light emitting device LD described with reference to FIGS. 1 and 3 . Each of the light emitting elements LD may include a first end EP1 (or one end) and a second end EP2 (or another end) located at both ends in the longitudinal direction. In one embodiment, a second semiconductor layer 13 including a p-type semiconductor layer may be positioned at the first end EP1 , and a first semiconductor layer including an n-type semiconductor layer at the second end EP2 ( 11) can be located. The light emitting devices LD may be connected in parallel between the first alignment electrode ALE1 and the second alignment electrode ALE2 .

Each of the light emitting devices LD may emit any one of color light and/or white light. Each of the light emitting elements LD may be aligned between the first alignment electrode ALE1 and the second alignment electrode ALE2 such that a longitudinal direction is parallel to the first direction DR1. Depending on the embodiment, at least some of the light emitting elements LD may be aligned between the first alignment electrode ALE1 and the second alignment electrode ALE2 so as not to be completely parallel to the first direction DR1. For example, , Some of the light emitting devices LD may be aligned between the first alignment electrode ALE1 and the second alignment electrode ALE2 so as to be inclined in the first direction DR1. The light emitting devices LD may be provided in a form dispersed in a solution (or ink) and injected (or supplied) into the pixel area PXA (or the light emitting area EMA).

The light emitting elements LD may be input (or supplied) to the pixel area PXA (or light emitting area EMA) through an inkjet printing method, a slit coating method, or various other methods. For example, the light emitting elements LD may be mixed in a volatile solvent and applied (or supplied) to the pixel area PXA through an inkjet printing method or a slit coating method. At this time, when an alignment signal corresponding to each of the first alignment electrode ALE1 and the second alignment electrode ALE2 is applied, an electric field may be formed between the first alignment electrode ALE1 and the second alignment electrode ALE2. . Due to this, the light emitting elements LD may be aligned between the first alignment electrode ALE1 and the second alignment electrode ALE2 . After the light emitting elements LD are aligned, the light emitting elements LD are stably aligned between the first alignment electrode ALE1 and the second alignment electrode ALE2 by evaporating the solvent or removing the solvent in another way. It can be.

The pixel electrodes PE (or electrodes) are provided in at least the light emitting area EMA, and may be provided at positions corresponding to at least one alignment electrode ALE and the light emitting element LD, respectively. For example, each pixel electrode PE is formed on each alignment electrode ALE and the corresponding light emitting elements LD so as to overlap each alignment electrode ALE and the corresponding light emitting elements LD. and may be electrically connected to at least the light emitting elements LD.

The first pixel electrode PE1 (or first electrode) is formed on the first alignment electrode ALE1 and the first end EP1 of each of the light emitting elements LD, and is formed on the first end part EP1 of each of the light emitting elements LD. It may be electrically connected to one end EP1. In addition, the first pixel electrode PE1 includes the first alignment electrode ALE1 through the first contact hole CH1 in at least the non-emission area NEMA, for example, the second opening OP2 which is an electrode separation area. may be electrically and/or physically connected to the first alignment electrode ALE1 by directly contacting. The first contact hole CH1 is formed by removing a portion of at least one insulating layer positioned between the first pixel electrode PE1 and the first alignment electrode ALE1, and a portion of the first alignment electrode ALE1 is formed. can be exposed.

The first contact hole CH1, which is a connection point (or contact point) between the first pixel electrode PE1 and the first alignment electrode ALE1, is located in the second opening OP2, which is an electrode separation area of the non-emission area NEMA. Although described as being located, the present invention is not limited thereto. Depending on the embodiment, a connection point (or a contact point) between the first pixel electrode PE1 and the first alignment electrode ALE1 may be located at least in the emission area EMA.

The first pixel electrode PE1 may have a bar shape extending along the second direction DR2, but the present invention is not limited thereto. Depending on the embodiment, the shape of the first pixel electrode PE1 may be variously changed within a range where it is stably electrically and/or physically connected to the first end EP1 of the light emitting elements LD. In addition, the shape of the first pixel electrode PE1 may be variously changed in consideration of a connection relationship with the first alignment electrode ALE1 disposed thereunder.

The second pixel electrode PE2 (or second electrode) is formed on the second alignment electrode ALE2 and the second end portion EP2 of each of the light emitting elements LD, and the second end part EP2 of each of the light emitting elements LD. It may be electrically connected to the second end (EP2). Also, the second pixel electrode PE2 may directly contact the second alignment electrode ALE2 through the second contact hole CH2 to be electrically and/or physically connected to the second alignment electrode ALE2. The second contact hole CH2 is formed by removing a portion of at least one insulating layer positioned between the second pixel electrode PE2 and the second alignment electrode ALE2, and a portion of the second alignment electrode ALE2 is formed. can be exposed.

Depending on the embodiment, the second contact hole CH2, which is a connection point (or contact point) between the second pixel electrode PE2 and the second alignment electrode AL2, may be located in the emission area EMA.

The second pixel electrode PE2 may have a bar shape extending along the second direction DR2, but the present invention is not limited thereto. Depending on the embodiment, the shape of the second pixel electrode PE2 may be variously changed within a range where it is stably electrically and/or physically connected to the second end EP2 of the light emitting elements LD. In addition, the shape of the second pixel electrode PE2 may be variously changed in consideration of a connection relationship with the second alignment electrode ALE2 disposed thereunder.

In the above-described embodiment, the second insulating layer INS2 is formed of an inorganic layer and may be disposed to contact, be spaced apart from, or partially overlap a side surface of the bank BNK formed of an organic layer. For example, the second insulating layer INS2 and the bank BNK may not completely overlap each other.

Hereinafter, the stacked structure of the pixel PXL according to the above-described exemplary embodiment will be mainly described with reference to FIGS. 8 to 13B .

8 is a cross-sectional view taken along line Ⅱ to Ⅱ′ of FIG. 7, FIGS. 9A to 12 are cross-sectional views taken along line Ⅲ to Ⅲ′ of FIG. 7, and FIGS. cross-sections follow.

In describing the embodiments of the present invention, “formed and/or provided in the same layer” means formed in the same process, and “formed in and/or provided in different layers” means formed in different processes. can do.

The embodiments of FIGS. 9A, 9B, and 10 show different embodiments with respect to positions of edges ED1 and ED2 (or ends) of the second insulating layer INS2. For example, FIG. 9A discloses an embodiment in which the edges ED1 and ED2 of the second insulating layer INS2 come into contact with the side surface of the bank BNK, and in FIG. 9B, the edge of the second insulating layer INS2 Discloses an embodiment in which (ED1, ED2) are located on a part of the bank (BNK), and in FIG. 10, the edges (ED1, ED2) of the second insulating layer (INS2) are spaced apart from the side of the bank (BNK). Examples have been disclosed.

Also, the embodiments of FIGS. 9A and 11 show different embodiments with respect to the shapes of the first and second bank patterns BNKP1 and BNKP2.

Additionally, the embodiments of FIGS. 9A and 12 represent different embodiments with respect to positions of the first and second pixel electrodes PE1 and PE2 . For example, FIG. 9A discloses an embodiment in which the first pixel electrode PE1 and the second pixel electrode PE2 are provided on different layers, and in FIG. 12 , the first pixel electrode PE1 and the second pixel electrode ( PE2) are provided on the same layer as each other.

In FIGS. 8 to 13B , one pixel PXL is simplified such that each electrode is shown as a single-layer (or single-film) electrode and each insulating layer is shown as a single-layer (or single-film) insulating layer. Although shown, the present invention is not limited thereto.

In addition, in FIGS. 8 to 13B , the thickness direction of the substrate SUB on the cross section is indicated as the third direction DR3 . The third direction DR3 may refer to a direction indicated by the third direction DR3.

1 to 13B , the pixel PXL may include a substrate SUB, a pixel circuit layer PCL, and a display element layer DPL.

The pixel circuit layer PCL and the display element layer DPL may be disposed to overlap each other on one surface of the substrate SUB. For example, the display area DA of the substrate SUB includes a pixel circuit layer PCL disposed on one surface of the substrate SUB and a display element layer DPL disposed on the pixel circuit layer PCL. can include However, mutual positions of the pixel circuit layer PCL and the display element layer DPL on the substrate SUB may vary depending on the embodiment. When the pixel circuit layer PCL and the display element layer DPL are separated into separate layers and designed to overlap each other, each layout space for forming the pixel circuit PXC and the light emitting unit EMU on a plane is It is sufficiently secured to easily implement a display device with high resolution and high definition.

The substrate SUB may include a transparent insulating material to transmit light. The substrate SUB may be a rigid substrate or a flexible substrate.

The rigid substrate may be, for example, one of a glass substrate, a quartz substrate, a glass ceramic substrate, and a crystalline glass substrate.

The flexible substrate may be one of a film substrate including a polymeric organic material and a plastic substrate. For example, the flexible substrate is polystyrene, polyvinyl alcohol, polymethyl methacrylate, polyethersulfone, polyacrylate, polyetherimide ), polyethylene naphthalate, polyethylene terephthalate, polyphenylene sulfide, polyarylate, polyimide, polycarbonate, triacetate cellulose ( It may include at least one of triacetate cellulose) and cellulose acetate propionate.

In each pixel area PXA of the pixel circuit layer PCL, circuit elements constituting the pixel circuit PXC of the corresponding pixel PXL (for example, transistors T) and electrically connected to the circuit elements Certain signal lines may be arranged. Also, in each pixel area PXA of the display element layer DPL, an alignment electrode ALE, light emitting elements LD, and a pixel electrode PE constituting the light emitting unit EMU of the corresponding pixel PXL are provided. can be placed.

The pixel circuit layer PCL may include at least one insulating layer in addition to circuit elements and signal lines. For example, the pixel circuit layer PCL includes a buffer layer BFL, a gate insulating layer GI, an interlayer insulating layer ILD, and a passivation layer (which are sequentially stacked on the substrate SUB) along the third direction DR3. PSV), and a via layer (PSV).

The buffer layer BFL may be provided and/or formed on the entire surface of the substrate SUB. The buffer layer BFL may prevent diffusion of impurities into the transistor T included in the pixel circuit PXC. The buffer layer BFL may be an inorganic insulating layer including an inorganic material. The buffer layer BFL may include at least one of metal oxides such as silicon nitride (SiN _x ), silicon oxide (SiO _x ), silicon oxynitride (SiO _x N _y ), and aluminum oxide (AlO _x ). The buffer layer (BFL) may be provided as a single layer, but may also be provided as multiple layers of at least a double layer or more. When the buffer layer BFL is provided in multiple layers, each layer may be formed of the same material or different materials. The buffer layer BFL may be omitted depending on the material of the substrate SUB and process conditions.

The pixel circuit PXC includes a first transistor T1 (or driving transistor) that controls the driving current of the light emitting elements LD and a second transistor T2 (or switching transistor) electrically connected to the second transistor T1. ) may be included. However, the present invention is not limited thereto, and the pixel circuit PXC may further include circuit elements performing other functions in addition to the first transistor T1 and the second transistor T2. In the following embodiments, when the first transistor T1 and the second transistor T2 are collectively named, they are referred to as transistor T or transistors T.

The transistors T may include a semiconductor pattern and a gate electrode GE overlapping a portion of the semiconductor pattern. Here, the semiconductor pattern may include an active pattern ACT, a first contact region SE, and a second contact region DE. The first contact area SE may be a source area, and the second contact area DE may be a drain area.

The gate electrode GE is selected from the group consisting of copper (Cu), molybdenum (Mo), tungsten (W), aluminum neodymium (AlNd), titanium (Ti), aluminum (Al), silver (Ag), and alloys thereof. Double or multi-layer structure of molybdenum (Mo), titanium (Ti), copper (Cu), aluminum (Al), or silver (Ag), which are low-resistance materials, to form a single layer alone or as a mixture or to reduce wiring resistance can be formed with

The gate insulating layer GI may be provided and/or formed on the entire surface of the semiconductor pattern and the buffer layer BFL. The gate insulating layer GI may be an inorganic insulating layer including an inorganic material. For example, the gate insulating layer GI may include at least one of metal oxides such as silicon nitride (SiN _x ), silicon oxide (SiO _x ), silicon oxynitride (SiO _x N _y ), and aluminum oxide (AlO _x ). can However, the material of the gate insulating layer GI is not limited to the above-described embodiments. Depending on the exemplary embodiment, the gate insulating layer GI may be formed of an organic insulating layer including an organic material. The gate insulating layer GI may be provided as a single layer, but may also be provided as multiple layers of at least a double layer.

The active pattern ACT, the first contact region SE, and the second contact region DE may be semiconductor patterns made of poly silicon, amorphous silicon, or an oxide semiconductor. The active pattern ACT, the first contact region SE, and the second contact region DE may be formed of a semiconductor layer undoped or doped with impurities. For example, the first contact region SE and the second contact region DE may be formed of a semiconductor layer doped with impurities, and the active pattern ACT may be formed of a semiconductor layer not doped with impurities. As the impurity, for example, an n-type impurity may be used, but the present invention is not limited thereto.

The active pattern ACT is a region overlapping the gate electrode GE of the corresponding transistor T and may be a channel region. For example, the active pattern ACT of the first transistor T1 may overlap the gate electrode GE of the first transistor T1 to form a channel region of the first transistor T1, and the second transistor ( The active pattern ACT of T2 may overlap the gate electrode GE of the second transistor T2 to form a channel region of the second transistor T2.

The first contact region SE of the first transistor T1 may be connected to (or contacted with) one end of the active pattern ACT of the corresponding transistor T. Also, the first contact region SE of the first transistor T1 may be connected to the bridge pattern BRP through the first connecting member TE1.

The first connecting member TE1 may be provided and/or formed on the interlayer insulating layer ILD. One end of the first connection member TE1 is electrically and electrically connected to the first contact region SE of the first transistor T1 through a contact hole that sequentially penetrates the interlayer insulating layer ILD and the gate insulating layer GI. /or can be physically connected. In addition, the other end of the first connection member TE1 may be electrically and/or physically connected to the bridge pattern BRP through a contact hole penetrating the passivation layer PSV located on the interlayer insulating layer ILD. The first connection member TE1 may include the same material as the gate electrode GE, or may include one or more materials selected from materials exemplified as constituent materials of the gate electrode GE.

The interlayer insulating layer ILD may be provided and/or formed on the entire surface of the gate electrode GE and the gate insulating layer GI. The interlayer insulating layer ILD may include the same material as the gate insulating layer GI or may include one or more materials selected from materials exemplified as constituent materials of the gate insulating layer GI.

The bridge pattern BRP may be provided and/or formed on the passivation layer PSV. One end of the bridge pattern BRP may be connected to the first contact region SE of the first transistor T1 through the first connecting member TE1. In addition, the other end of the bridge pattern BRP passes through a contact hole sequentially passing through the passivation layer PSV, the interlayer insulating layer ILD, the gate insulating layer GI, and the buffer layer BFL. ) and electrically and/or physically connected. The bottom metal layer BML and the first contact region SE of the first transistor T1 may be electrically connected through the bridge pattern BRP and the first connection member TE1.

The bottom metal layer BML may be a first conductive layer among conductive layers provided on the substrate SUB. For example, the bottom metal layer BML may be a first conductive layer positioned between the substrate SUB and the buffer layer BFL. The bottom metal layer BML may be electrically connected to the first transistor T1 to widen a driving range of a predetermined voltage supplied to the gate electrode GE of the first transistor T1. For example, the bottom metal layer BML may be electrically connected to the first contact region SE of the first transistor T1 to stabilize the channel region of the first transistor T1. In addition, since the bottom metal layer BML is electrically connected to the first contact region SE of the first transistor T1, floating of the bottom metal layer BML may be prevented.

The second contact region DE of the first transistor T1 may be connected to (or contacted with) the other end of the active pattern ACT of the corresponding transistor T. Also, the second contact area DE of the first transistor T1 may be connected to (or contacted with) the second connection member TE2.

The second connection member TE2 may be provided and/or formed on the interlayer insulating layer ILD. One end of the second connection member TE2 is electrically and/or electrically connected to the second contact region DE of the first transistor T1 through a contact hole passing through the interlayer insulating layer ILD and the gate insulating layer GI. can be physically connected. The other end of the second connection member TE2 is connected to the first alignment electrode ALE1 of the display element layer DPL through the first contact portion CNT1 that sequentially penetrates the via layer VIA and the passivation layer PSV. and may be electrically and/or physically connected. In one embodiment, the second connection member TE2 may be a medium for connecting the first transistor T1 of the pixel circuit layer PCL and the first alignment electrode ALE1 of the display element layer DPL. .

The first contact region SE of the second transistor T2 may be connected to (or contacted with) one end of the active pattern ACT of the corresponding transistor T. Also, although not directly shown in the drawing, the first contact region SE of the second transistor T2 may be electrically connected to the gate electrode GE of the first transistor T1. For example, the first contact region SE of the second transistor T2 may be electrically connected to the gate electrode GE of the first transistor T1 through another first connecting member TE1. The other first connecting member TE1 may be provided and/or formed on the interlayer insulating layer ILD.

The second contact region DE of the second transistor T2 may be connected to (or contacted with) the other terminal of the active pattern ACT of the corresponding transistor T. Also, although not directly shown in the drawing, the second contact region DE of the second transistor T2 may be electrically connected to the data line Dj. For example, the second contact region DE of the second transistor T2 may be electrically connected to the data line Dj through another second connecting member TE2. The other second connecting member TE2 may be provided and/or formed on the interlayer insulating layer ILD.

An interlayer insulating layer ILD may be provided and/or formed on the above-described first transistor T1 and second transistor T2.

In the above embodiment, the case in which the transistors T are thin film transistors having a top gate structure has been described as an example, but the present invention is not limited thereto, and the structure of the transistors T may be variously changed. can

A passivation layer PSV may be provided and/or formed on the transistors T and the first and second connecting members TE1 and TE2 .

The passivation layer PSV (or protective layer) may be provided and/or formed entirely on the first and second connecting members TE1 and TE2 and the interlayer insulating layer ILD. The passivation layer PVS may be an inorganic insulating layer including an inorganic material or an organic insulating layer including an organic material. The inorganic insulating layer may include, for example, at least one of metal oxides such as silicon oxide (SiO _x ), silicon nitride (SiN _x ), silicon oxynitride (SiO _x N _y ), and aluminum oxide (AlO _x ). . The organic insulating film may be, for example, acrylic resin (polyacrylates resin), epoxy resin (epoxy resin), phenolic resin (phenolic resin), polyamide resin (polyamides resin), polyimide resin (polyimides rein), unsaturated poly At least one of an unsaturated polyesters resin, a poly-phenylen ethers resin, a poly-phenylene sulfides resin, and a benzocyclobutene resin can include

Depending on embodiments, the passivation layer PSV may include the same material as the interlayer insulating layer ILD, but the present invention is not limited thereto. The passivation layer (PSV) may be provided as a single layer, but may also be provided as multiple layers of at least a double layer.

The pixel circuit layer PCL may include a predetermined power line provided and/or formed on the passivation layer PSV. For example, a predetermined power line may include a second power line PL2 . The second power line PL2 may be provided on the same layer as the bridge pattern BRP. A voltage of the second driving power source VSS may be applied to the second power line PL2 . Although not directly shown in FIGS. 8 to 13B , the pixel circuit layer PCL may further include the first power line PL1 described with reference to FIGS. 5 and 6 . The first power line PL1 may be provided on the same layer as the second power line PL2 or on a different layer from the second power line PL2. In the above-described embodiment, it has been described that the second power line PL2 is provided and/or formed on the passivation layer PSV, but the present invention is not limited thereto. Depending on the exemplary embodiment, the second power line PL2 may be provided on a predetermined insulating layer where one of the conductive layers included in the pixel circuit layer PCL is located. That is, the position of the second power line PL2 in the pixel circuit layer PCL may be variously changed.

Each of the first power line PL1 and the second power line PL2 may include a conductive material (or material). For example, each of the first power line PL1 and the second power line PL2 is made of copper (Cu), molybdenum (Mo), tungsten (W), aluminum neodymium (AlNd), titanium (Ti), or aluminum (Al). Molybdenum (Mo), titanium (Ti), and copper, which are low-resistance materials, to form a single layer (or single film) or reduce wiring resistance with a single layer (or a single film) selected from the group consisting of , silver (Ag) and alloys thereof, or a mixture thereof (Cu), aluminum (Al), or silver (Ag) can be formed in a double layer (or double film) or multi-layer (or multi-layer) structure. For example, each of the first power line PL1 and the second power line PL2 may be composed of a double layer (or double film) in which titanium (Ti)/copper (Cu) are sequentially stacked.

The first power line PL1 may be electrically connected to some elements of the display element layer DPL, and the second power line PL2 may be electrically connected to other elements of the display element layer DPL.

A via layer VIA may be provided and/or formed on the bridge pattern BRP and the second power supply line PL2 .

The via layer VIA may be provided and/or formed over the bridge pattern BRP, the second power line PL2 , and the passivation layer PSV. The via layer VIA may be formed of a single layer including an organic layer or a multi-layer structure including a double layer or more. Depending on the embodiment, the via layer VIA may be provided in a form including an inorganic layer and an organic layer disposed on the inorganic layer. When the via layer VIA is provided in multiple layers, an organic layer constituting the via layer VIA may be located on an uppermost layer of the via layer VIA. The via layer (VIA) is made of acrylic resin, epoxy resin, phenolic resin, polyamides resin, polyimide resin, or unsaturated polyester. At least one of an unsaturated polyesters resin, a poly-phenylen ethers resin, a poly-phenylene sulfides resin, and a benzocyclobutene resin. can

The via layer VIA has a first contact portion CNT1 corresponding to the first contact portion CNT1 of the passivation layer PVS exposing the second connecting member TE2 electrically connected to the first transistor T1. and a second contact portion CNT2 exposing the second power line PL2. In an embodiment, the via layer VIA includes components (eg, transistors T, predetermined power lines, a bridge pattern BRP, etc.) positioned below the pixel circuit layer PCL. It can be used as a planarization layer that alleviates the step difference caused by

A display element layer DPL may be provided and/or formed on the via layer VIA.

The display element layer DPL may include alignment electrodes ALE, bank patterns BNKP, banks BNK, light emitting elements LD, and pixel electrodes PE. In addition, the display element layer DPL may include at least one insulating layer positioned between the above-described components. For example, the display element layer DPL may include first, second, third, fourth, and fifth insulating layers INS1 , INS2 , INS3 , INS4 , and INS5 .

The alignment electrodes ALE may be provided and/or formed on the via layer VIA. The alignment electrodes ALE may be disposed on the same plane and may have the same thickness in the third direction DR3 . The alignment electrodes ALE may be simultaneously formed in the same process.

The alignment electrodes ALE may be made of a material having a constant (or uniform) reflectance in order to allow light emitted from the light emitting elements LD to proceed in an image display direction (or front direction) of the display device. For example, the alignment electrodes ALE may be made of a conductive material (or material). The conductive material may include an opaque metal that is advantageous for reflecting light emitted from the light emitting elements LD in an image display direction of the display device. As an opaque metal, for example, silver (Ag), magnesium (Mg), aluminum (Al), platinum (Pt), palladium (Pd), gold (Au), nickel (Ni), neodymium (Nd), iridium ( Ir), chromium (Cr), titanium (Ti), and alloys thereof. However, the material of the alignment electrodes ALE is not limited to the above-described embodiment. According to an embodiment, the alignment electrodes ALE may include a transparent conductive material (or material). As the transparent conductive material (or material), indium tin oxide (ITO), indium zinc oxide (IZO), zinc oxide (ZnO _x ), indium gallium zinc oxide , IGZO), conductive oxides such as indium tin zinc oxide (ITZO), and conductive polymers such as PEDOT (poly(3,4-ethylenedioxythiophene)). When the alignment electrodes ALE include a transparent conductive material (or material), a separate conductive layer made of opaque metal is added to reflect light emitted from the light emitting elements LD in the image display direction of the display device. It could be. However, the material of the alignment electrodes ALE is not limited to the above materials.

Each of the alignment electrodes ALE may be provided and/or formed as a single layer, but is not limited thereto. Depending on the embodiment, each of the alignment electrodes ALE may be provided and/or formed as a multilayer in which at least two or more materials among metals, alloys, conductive oxides, and conductive polymers are stacked. Each of the alignment electrodes ALE may be formed of at least a double layer or more in order to minimize distortion due to signal delay when a signal (or voltage) is transferred to both ends EP1 and EP2 of each of the light emitting elements LD. there is. For example, each of the alignment electrodes ALE covers at least one reflective electrode layer, at least one transparent electrode layer disposed above and/or below the reflective electrode layer, and an upper portion of the reflective electrode layer and/or the transparent electrode layer. It may be formed of a multi-layered structure further including at least one of at least one conductive capping layer.

As described above, when the alignment electrodes ALE are made of a conductive material having a constant reflectance, emission is emitted from both ends of each of the light emitting elements LD, that is, the first and second ends EP1 and EP2. The light to be used may further propagate in the image display direction of the display device.

The first alignment electrode ALE1 may be electrically connected to the first transistor T1 of the pixel circuit layer PCL through the first contact portion CNT1, and the second alignment electrode ALE2 may be electrically connected to the second contact portion ( It may be electrically connected to the second power line PL2 of the pixel circuit layer PCL through CNT2.

A first insulating layer INS1 may be provided and/or formed on the alignment electrodes ALE.

The first insulating layer INS1 may be provided and/or formed entirely on the alignment electrodes ALE and the via layer VIA. The first insulating layer INS1 may be partially opened at least in the non-emission area NEMA to expose components located thereunder. For example, as shown in FIG. 13A , in the first insulating layer INS1 , at least a portion of the non-emission area NEMA is removed to expose a portion of the first alignment electrode ALE1 through a first contact hole ( CH1 ) and at least another region of the non-emission region NEMA may be partially opened to include the second contact hole CH2 exposing a part of the second alignment electrode ALE2 . Here, at least the non-emission area NEMA may be the second opening OP2 of the bank BNK, which is an electrode separation area, but is not limited thereto.

The first insulating layer INS1 may be formed of an organic layer including an organic material. For example, the first insulating layer INS1 reduces the level difference generated by components disposed therebelow, for example, the first and second alignment electrodes ALE1 and ALE2, while reducing the level difference between the light emitting elements LD. It may be composed of an organic film that is advantageous for planarizing the support surface. Since the first insulating layer INS1 is formed of an organic layer, a surface (or upper surface) of the first insulating layer INS1 may have a flat profile (or surface).

As described above, the first insulating layer INS1 composed of an organic layer may be provided on the via layer VIA composed of an organic layer to contact the via layer VIA.

In an embodiment, the first insulating layer INS1 may be selectively provided in at least a part of the non-emission area NEMA, for example, the second opening OP2 (or electrode separation area) of the bank BNK. . For example, as shown in FIG. 13A , the first insulating layer INS1 may be positioned on the first and second alignment electrodes ALE1 and ALE2 in the second opening OP2 of the bank BNK. , a first contact hole CH1 exposing a part of the first alignment electrode ALE1 and a second contact hole CH2 exposing a part of the second alignment electrode ALE2. As another example, the first insulating layer INS1 may not be provided (or omitted) in the second opening OP2 of the bank BNK. In this case, as shown in FIG. 13B , a second insulating layer INS2 may be provided and/or formed on the first and second alignment electrodes ALE1 and ALE2 . In the second opening OP2 of the bank BNK, the second insulating layer INS2 has a first contact hole CH1 exposing a part of the first alignment electrode ALE1 and the second alignment electrode ALE2. ) may be partially opened to include the second contact hole CH2 exposing a portion of the second contact hole CH2. The first pixel electrode PE1 may be electrically connected to the first alignment electrode ALE1 through the first contact hole CH1 of the second insulating layer INS2, and the The second pixel electrode PE2 may be electrically connected to the second alignment electrode ALE2 through the second contact hole CH2.

Meanwhile, as the first insulating layer INS1 composed of an organic film is positioned on the alignment electrode ALE, problems affecting display quality may occur due to the thickness d2 of the first insulating layer INS1. there is. For example, when the thickness d2 of the first insulating layer INS1 is formed thicker than a certain level, the support surface of the light emitting elements LD is flattened in the light emitting region EMA, so that the light emitting elements LD However, in the second opening OP2 (or electrode separation area) of the bank BNK, the first and second contact holes ( CH1 and CH2) may not be properly formed, resulting in poor contact between the alignment electrode ALE and the pixel electrode PE. In addition, when the thickness d2 of the first insulating layer INS1 is formed to be smaller than a predetermined level, the first and second contact holes CH1 and CH2 are formed in the second opening OP2 of the bank BNK. The alignment electrode ALE may be further exposed to a developer used in a process (eg, a patterning process of the first insulating layer INS1), resulting in defects (eg, galvanic corrosion, etc.) of the alignment electrode ALE. In the light emitting area EMA, the support surface of the light emitting elements LD is not flat, so the light emitting elements LD may be separated from the aligned position.

In an embodiment of the present invention, the first insulating layer INS1 having an optimized thickness d2 (or second thickness) capable of preventing the above problems may be designed. Specifically, the first insulating layer INS1 is designed to have a thickness d2 three or more times the thickness d1 (or the first thickness) of the first and second alignment electrodes ALE1 and ALE2 located thereunder. It can be. For example, the ratio of the thickness d1 (or the first thickness) of the alignment electrode ALE and the thickness d2 (or the second thickness) of the first insulating layer INS1 may be 1:3 or greater. For example, when the thickness d1 of the alignment electrode ALE is 2000 Å, the thickness d2 of the first insulating layer INS1 may be 6000 Å or more.

When the first insulating layer INS1 is designed to satisfy the above-mentioned conditions, the support surface of the light emitting elements LD is flat in the light emitting region EMA, so that the light emitting elements LD can be prevented from being separated. First and second contact holes CH1 and CH2 are formed in the second opening OP2 (or the electrode separation area) of the bank BNK while preventing poor contact between the alignment electrode ALE and the pixel electrode PE. A defect of the alignment electrode ALE may be prevented by reducing an exposure time of the alignment electrode ALE by the developer used in the process.

A bank BNK and a bank pattern BNKP may be provided and/or formed on the above-described first insulating layer INS1.

The bank BNK may be provided and/or formed on the first insulating layer INS1 at least in the non-emission region NEMA. The bank BNK may be formed between other pixels PXL to surround the light emitting area EMA of the pixel PXL to form a pixel defining layer defining the light emitting area EMA of the corresponding pixel PXL. In the step of supplying the light emitting elements LD to the light emitting area EMA, the bank BNK supplies a solution (or ink) in which the light emitting elements LD are mixed to the light emitting area EMA of the adjacent pixel PXL. It may be a dam structure that prevents the solution from flowing into or controls a certain amount of solution to be supplied to each light emitting area EMA.

The bank pattern BNKP may be provided and/or formed on the first insulating layer INS1 on the alignment electrode ALE. In an embodiment, the bank pattern BNKP may include a first bank pattern BNKP1 and a second bank pattern BNKP2. The first bank pattern BNKP1 may be provided and/or formed on the first insulating layer INS1 to correspond to the first alignment electrode ALE1, and the second bank pattern BNKP2 may correspond to the second alignment electrode ALE2. ) may be provided and/or formed on the first insulating layer INS1.

The bank pattern BNKP may be formed of an organic layer (or an organic insulating layer) including an organic material. The bank pattern BNKP is provided on the first insulating layer INS1 formed of an organic layer and may contact the first insulating layer INS1. Also, the bank pattern BNKP may be connected to the bank BNK made of an organic layer through the first insulating layer INS1. In one embodiment, the bank pattern BNKP may be formed in the same process as the bank BNK and provided on the same layer as the bank BNK, but is not limited thereto. Depending on embodiments, the bank pattern BNKP may be formed by a process different from that of the bank BNK.

The bank pattern BNKP may have a trapezoidal cross-section with a width narrowing from one surface (eg, the upper surface) of the first insulating layer INS1 toward the top along the third direction DR3. It is not limited. According to an embodiment, the bank pattern BNKP, as shown in FIG. 11 , has a semi-elliptical shape or a semi-circular shape in which the width decreases from one surface of the first insulating layer INS1 toward the top along the third direction DR3. (or a hemispherical shape) may also include a curved surface having a cross section. When viewed in cross section, the shape of the bank pattern BNKP is not limited to the above-described embodiments and may be variously changed.

As described above, the via layer VIA, the first insulating layer INS1, and the bank pattern BNKP formed of an organic film may contact each other to form the organic stacked structure ORS. The organic stacked structure ORS may be directly connected to (or contacted with) a bank BNK made of an organic layer. Accordingly, the outgas generated in the organic layered structure ORS may be discharged (or discharged) to the bank BNK. In an exemplary embodiment, the bank BNK discharges outgas generated from the organic layers included in the pixel PXL so that the outgas stays in the organic layer so that the components of the pixel PXL (eg, display Deterioration of the device layer DPL may be prevented.

A second insulating layer INS2 may be provided and/or formed on the bank pattern BNKP.

The second insulating layer INS2 may be provided and/or formed on the bank pattern BNKP and the first insulating layer INS1 in the pixel area EMA.

The second insulating layer INS2 may be formed of an inorganic film (or inorganic insulating film) made of an inorganic material. For example, the second insulating layer INS2 may be formed of an inorganic insulating film that is advantageous for protecting the light emitting elements LD from the pixel circuit layer PCL. For example, the second insulating layer INS2 includes at least one of metal oxides such as silicon nitride (SiN _x ), silicon oxide (SiO _x ), silicon oxynitride (SiO _x N _y ), and aluminum oxide (AlO _x ). can do.

Depending on the embodiment, the second insulating layer INS2 may be provided as a single layer or multiple layers. When the second insulating layer INS2 is provided in multiple layers, the second insulating layer INS2 is a distributed Bragg reflector in which a first layer and a second layer made of an inorganic film and having different refractive indices are alternately stacked. bragg reflectors (DBR) structure. In one embodiment, as the second insulating layer INS2 is provided on the bank pattern BNKP, it may have a surface profile corresponding to the shape of the bank pattern BNKP. As described above, when the second insulating layer INS2 is provided as a distributed Bragg reflector structure, the second insulating layer INS2 guides the light emitted from the light emitting elements LD in a desired direction to the pixel ( PXL) can be used as a reflective member to improve light efficiency.

In one embodiment, ends ED1 and ED2 (or edges) of the second insulating layer INS2 may come into contact with side surfaces of the bank BNK. For example, one end ED1 of the second insulating layer INS2 may come into contact with one side surface of the bank BNK adjacent to the first bank pattern BNKP1, and the other end of the second insulating layer INS2 ( ED2) may contact the other side of the bank BNK adjacent to the second bank pattern BNKP2. In this case, the second insulating layer INS2 may correspond to the first opening OP1 of the bank BNK.

However, the present invention is not limited thereto, and according to embodiments, the second insulating layer INS2 is located on the bank BNK so that the ends ED1 and ED2 of the second insulating layer INS2 are at least in the non-emission area. (NEMA). In this case, as shown in FIG. 9B , the second insulating layer INS2 is partially positioned on the bank BNK so that the bank BNK and the second insulating layer INS2 partially overlap. .

According to another embodiment, the ends ED1 and ED2 of the second insulating layer INS2 may be positioned between the bank BNK and the bank pattern BNKP, and spaced apart from the bank BNK. For example, as shown in FIG. 10 , one end ED1 of the second insulating layer INS2 may be positioned between one side surface of the bank BNK and the first bank pattern BNKP1, and the second insulating layer ED1 may The other end ED2 of the layer INS2 may be positioned between the other side of the bank BNK and the second bank pattern BNKP2. In this case, the second insulating layer INS2 may be positioned within the first opening OP1 of the bank BNK.

The second insulating layer INS2 may partially overlap the bank BNK without overlapping or completely overlapping the bank BNK. The second insulating layer INS2 may be positioned at least in the emission area EMA or a part of the non-emission area NEMA so as not to completely overlap the bank BNK. As the second insulating layer INS2 composed of an inorganic film does not completely overlap the bank BNK and is located only in the light emitting area EMA or only part of the non-light emitting area NEMA, the organic stacked structure ORS and the bank ( BNK) is connected, so outgas generated in the organic stacked structure ORS can be discharged to the bank BNK without being blocked by the second insulating layer INS2.

Light emitting devices LD may be supplied and aligned in the light emitting area EMA of the pixel PXL on which the second insulating layer INS2 is formed. For example, the light emitting elements LD are supplied (or inserted) in the light emitting area EMA through an inkjet printing method or the like, and the light emitting elements LD are applied to each of the alignment electrodes ALE with a predetermined signal ( Alternatively, the alignment electrodes ALE may be aligned by an electric field (or an electric field) formed by the alignment signal. For example, the light emitting elements LD include a second insulating layer INS2 between the first bank pattern BNKP1 on the first alignment electrode ALE1 and the second bank pattern BNKP2 on the second alignment electrode ALE2. can be aligned on

A third insulating layer INS3 may be provided and/or formed on each of the light emitting devices LD in the light emitting region EMA. The third insulating layer INS3 is provided and/or formed on the light emitting elements LD to partially cover the outer circumferential surface (or surface) of each of the light emitting elements LD, thereby forming a first layer of each of the light emitting elements LD. The end EP1 and the second end EP2 may be exposed to the outside.

The third insulating layer INS3 may be composed of a single layer or multiple layers and may include an inorganic film (or inorganic insulating film) containing at least one inorganic material or an organic film (or organic insulating film) containing at least one organic material. can The third insulating layer INS3 may include an inorganic layer that is advantageous for protecting the active layer (refer to 12 in FIG. 1 ) of each of the light emitting elements LD from external oxygen and moisture. However, the present invention is not limited thereto, and the third insulating layer INS3 may be formed of an organic film including an organic material according to design conditions of a display device to which the light emitting elements LD are applied. After the light emitting elements LD are completely aligned in the pixel area PXA (or light emitting area EMA) of the pixel PXL, a third insulating layer INS3 is formed on the light emitting elements LD to thereby form a light emitting element. It is possible to prevent the LDs from departing from an aligned position.

The pixel electrodes PE include the light emitting elements LD at least in the light emitting area EMA, the third insulating layer INS3 on the light emitting elements LD, and the second insulating layer on the bank patterns BNKP ( INS2).

At least in the light emitting area EMA, the first pixel electrode PE1 includes the first end EP1 of the light emitting element LD, the third insulating layer INS3 on the light emitting element LD, and the first bank pattern BNKP1. ) may be disposed on the second insulating layer INS2. The first pixel electrode PE1 may contact and be connected to the first alignment electrode ALE1 through the first contact hole CH1.

At least in the light emitting area EMA, the second pixel electrode PE2 includes the second end EP2 of the light emitting element LD, the third insulating layer INS3 on the light emitting element LD, and the second bank pattern BNKP2. ) may be disposed on the second insulating layer INS2. The second pixel electrode PE2 may contact and be connected to the second alignment electrode ALE2 through the second contact hole CH2.

The first pixel electrode PE1 and the second pixel electrode PE2 may be spaced apart from each other on the third insulating layer INS3 on the light emitting elements LD.

The first pixel electrode PE1 and the second pixel electrode PE2 may be made of various transparent conductive materials so that the light emitted from each of the light emitting elements LD proceeds in the image display direction of the display device without loss. . For example, the first pixel electrode PE1 and the second pixel electrode PE2 may include indium tin oxide (ITO), indium zinc oxide (IZO), or zinc oxide (ZnO _x ). It includes at least one of various transparent conductive materials (or materials) including indium gallium zinc oxide (IGZO), indium tin zinc oxide (ITZO), and the like, and has a predetermined light transmittance (or transmittance). ) may be configured to be substantially transparent or translucent to satisfy. However, the materials of the first pixel electrode PE1 and the second pixel electrode PE2 are not limited to those of the above-described embodiment. Depending on the exemplary embodiment, the first pixel electrode PE1 and the second pixel electrode PE2 may be made of various opaque conductive materials (or materials). The first pixel electrode PE1 and the second pixel electrode PE2 may be formed as a single layer or multiple layers.

In one embodiment, the first pixel electrode PE1 and the second pixel electrode PE2 may be provided on different layers. In this case, a fourth insulating layer INS4 may be provided and/or formed between the first pixel electrode PE1 and the second pixel electrode PE2. The fourth insulating layer INS4 is provided on the first pixel electrode PE1 to cover the first pixel electrode PE1 (or to prevent the first pixel electrode PE1 from being exposed to the outside). Corrosion of (PE1) can be prevented. The fourth insulating layer INS4 may include an inorganic insulating layer made of an inorganic material or an organic insulating layer made of an organic material. For example, the fourth insulating layer INS4 may include at least one of metal oxides such as silicon nitride (SiN _x ), silicon oxide (SiO _x ), silicon oxynitride (SiO _x N _y ), and aluminum oxide (AlO _x ). It may include, but the present invention is not limited thereto. Also, the fourth insulating layer INS4 may be formed as a single layer or multiple layers.

The fourth insulating layer INS4 may be selectively provided. For example, as shown in FIG. 12 , when the first pixel electrode PE1 and the second pixel electrode PE2 are formed in the same process and provided on the same layer, the fourth insulating layer INS4 may be omitted. can In other words, when the first pixel electrode PE1 and the second pixel electrode PE2 are formed through the same process and are spaced apart from each other on the third insulating layer INS3, the fourth pixel electrode PE1 covers the first pixel electrode PE1. The insulating layer INS4 may be omitted and the fifth insulating layer INS5 may be positioned on the first and second pixel electrodes PE1 and PE2 to cover the first and second pixel electrodes PE1 and PE2. can

The second pixel electrode PE2 is formed on a portion of the fourth insulating layer INS4, the third insulating layer INS3, the second ends EP2 of each of the light emitting elements LD, and the second insulating layer INS2. can be located in each.

A fifth insulating layer INS5 may be provided and/or formed on the first pixel electrode PE1 and the second pixel electrode PE2. The fifth insulating layer INS5 may be an inorganic film (or inorganic insulating film) containing an inorganic material or an organic film (or organic insulating film) containing an organic material. For example, the fifth insulating layer INS5 may have a structure in which at least one inorganic layer or at least one organic layer is alternately stacked. The fifth insulating layer INS5 may entirely cover the display element layer DPL to block moisture or moisture from entering the display element layer DPL including the light emitting elements LD from the outside.

Depending on the embodiment, at least one overcoat layer (eg, a layer for planarizing the upper surface of the display element layer DPL) may be further disposed on the fifth insulating layer INS5 . Also, according to embodiments, an upper substrate may be further disposed on the fifth insulating layer INS5. An embodiment in which the upper substrate is disposed on the fifth insulating layer INS5 will be described later with reference to FIGS. 17 and 18 .

In the above-described embodiment, the first insulating layer INS1 composed of an organic film is disposed on the alignment electrodes ALE to prevent formation of gaps due to the level difference between the alignment electrodes ALE, thereby preventing the formation of gaps in the pixel electrodes PE. Short circuit defects can be improved.

Additionally, in the above-described embodiment, the first insulating layer INS1 made of an organic film and having a flat surface is disposed on the alignment electrodes ALE, so that the pixel electrodes PE positioned on the first insulating layer INS1 ) is not affected by the step of the alignment electrodes ALE, so that each of the pixel electrodes PE can be prevented from being short-circuited by the step of the alignment electrodes ALE.

In addition, in the above-described embodiment, the organic layered structure (ORS) composed of organic films and the bank (BNK) composed of organic layers are connected to each other to discharge the outgas generated in the organic layered structure (ORS) to the bank (BNK) to separate A process of forming a passage for out-gas discharge may be omitted. That is, in the above-described embodiment, outgas generated in the organic layered structure ORS may be discharged to the bank BNK without a separate outgas discharge passage.

In addition, in the above-described embodiment, when the printing process using the inkjet printing method is performed, the light emitting elements LD are supplied (or injected) onto the second insulating layer INS2 made of a hydrophilic inorganic film, so that the light emitting elements ( Since the ink including LD may be supplied to the end of the second insulating layer INS2 , the ink volume ratio in the pixel PXL (or pixel area PXA) may increase. Accordingly, the number of light emitting devices LD that can be arranged in the pixel PXL increases, so that an effective light source of the pixel PXL is further secured, and light emission efficiency of the pixel PXL can be improved. In addition, the efficiency of the printing process may be improved by increasing the ink volume ratio in the pixel PXL.

In the display device described above, a structure in which a first insulating layer INS1 made of an organic film and a second insulating layer INS2 made of an inorganic film positioned on the first insulating layer INS1 are stacked is used as light emitting elements ( LD), the flow velocity (or intensity) of the electric field (or electric field) formed between the alignment electrodes ALE is relatively large only in the region between the first bank pattern BNKP1 and the second bank pattern BNKP2. It may decrease in other areas. Accordingly, the light emitting elements LD put into the pixel PXL through the above-described printing process are aligned only in the region between the first bank pattern BNKP1 and the second bank pattern BNKP2 and are aligned in other regions except for this. It is possible to reduce the separation of the light emitting devices LD by preventing this. That is, abnormal alignment in which the light emitting elements LD are aligned in an undesired area by aligning the light emitting elements LD only in a target area (the area between the first bank pattern BNKP1 and the second bank pattern BNKP2). Defects can be prevented.

In addition, according to the above-described embodiment, each of the light emitting elements LD and the light emitting elements LD are intensively aligned in a region between the first bank pattern BNKP1 and the second bank pattern BNKP2. Contact failure between the pixel electrodes PE electrically connected to the elements LD may be alleviated or minimized.

In addition, according to the above-described embodiment, the first insulating layer INS1 composed of an organic film is positioned on the alignment electrodes ALE to cover the alignment electrodes ALE, thereby forming the second and third insulating layers. Reliability of the alignment electrodes ALE may be improved by minimizing damage to the alignment electrodes ALE in an etching process (eg, a dry etching process) performed during formation of (INS2 and INS3).

Hereinafter, with reference to FIGS. 14 and 15 , the flow velocity of the electric field formed by the alignment electrodes ALE in the pixel PXL will be divided into a comparative example and an example.

14 and 15 are diagrams showing simulation results obtained by comparing electric field fluxes of Comparative Example 1, Comparative Example 2, Comparative Example 3, and Example.

14 and 15, Comparative Example 1 is composed of silicon oxide (SiO _x ) having a thickness of about 3000 Å on the bank pattern BNKP formed on the substrate SUB (or pixel circuit layer PCL). This is a case where the insulating layer INS is formed. In Comparative Example 2, an insulating layer INS made of silicon nitride (SiN _x ) having a thickness of about 3000 Å was formed on the bank pattern BNKP formed on the substrate SUB (or pixel circuit layer PCL). is the case In Comparative Example 3, a first layer made of silicon nitride (SiN _x ) having a thickness of about 580 Å and a thickness of about 760 Å are formed on the bank pattern BNKP formed on the substrate SUB (or the pixel circuit layer PCL). This is a case in which the second layer composed of silicon oxide (SiO _x ) having is alternately stacked four times to form an insulating layer (INS). In the embodiment, a first insulating layer INS1 made of polyacrylate having a thickness of about 15000 Å on the bank pattern BNKP formed on the substrate SUB (or pixel circuit layer PCL) and the first insulating layer This is a case in which the second insulating layer INS2 made of silicon oxide (SiO _x ) having a thickness of about 3000 Å is formed on the layer INS1.

In addition, in FIG. 14 , for convenience, the alignment electrode positioned between the substrate SUB (or pixel circuit layer PCL) and the bank pattern BNKP is omitted.

In addition, in the graph shown in FIG. 15, the X-axis represents the distance from the left side to the right side of the substrate SUB (or pixel circuit layer PCL) in each of the comparative examples and the embodiment shown in FIG. 14, and The Y-axis represents the flow velocity (μm/s) of the electric field E (or electric field) formed by the alignment electrodes in each of the comparative examples and the examples. In particular, 80 μm among the numbers written on the X-axis of the graph of FIG. 15 indicates the location of the second bank pattern BNKP from the left side of the substrate SUB in each of Comparative Examples and Examples.

14 and 15, in the case of the embodiment, compared to Comparative Examples 1 to 3, an electric field E (or electric field) of relatively weak flow velocity is formed not only in the region between the bank patterns BNKP but also in other regions. can confirm that In particular, in the case of the embodiment, an electric field E (or electric field) with a relatively strong flow rate is formed in the region between the bank patterns BNKP, and an electric field with a weak flow velocity in other regions except for the region between the bank patterns BNKP ( E) (or an electric field) can be confirmed.

In addition, the total average flow rate (μm/s) of the electric field E formed in Comparative Example 1 was measured as 6.285, and the total average flow rate (μm/s) of the electric field E formed in Comparative Example 2 was measured as 7.489, The overall average flow rate (μm/s) of the electric field (E) formed in Comparative Example 3 was measured to be 5.342, and the overall average flow rate (μm/s) of the electric field (E) formed in Example was measured to be 2.048. That is, according to an embodiment, a second insulating layer INS2 composed of an inorganic film (eg, silicon oxide (SiO _x )) is formed on the first insulating layer INS1 composed of an organic film (eg, polyacrylate). When the light emitting elements (refer to “LD” in FIG. 7 ) are aligned on the stacked structure, the light emitting elements LD can be disposed only in the region between the bank patterns BNKP where the flow rate of the electric field E is relatively strong. , the light emitting elements LD may not be disposed in other regions where the flow velocity of the electric field E is weak. Therefore, in the case of the embodiment, the light emitting elements LD can be intensively aligned only in a target area and abnormal misalignment in which the light emitting elements LD are aligned in an undesired area is prevented so that the light emitting elements LD can be separated. material loss may be reduced.

16A to 16I are cross-sectional views schematically illustrating a method of manufacturing the pixel shown in FIG. 9A.

Hereinafter, the pixel PXL according to the exemplary embodiment shown in FIG. 9A will be sequentially described according to a manufacturing method with reference to FIGS. 16A to 16I.

In this specification, although the manufacturing steps of the pixel PXL are described as being sequentially performed according to the cross-sectional view, unless the spirit of the invention is changed, some steps shown as being performed in succession may be performed simultaneously or the order of each step may be It is obvious that changes may be made, some steps may be omitted, or other steps may be further included between each step.

In FIGS. 16A to 16I , in order to avoid redundant description, different points from the above-described embodiment will be mainly described.

Referring to FIGS. 7 to 9A and 16A , a pixel circuit layer PCL is formed on the substrate SUB. Here, the pixel circuit layer PCL may include a buffer layer BFL, at least one transistor T, a passivation layer PSV, and a via layer VIA.

A first alignment electrode ALE1 and a second alignment electrode ALE2 spaced apart from each other are formed on the via layer VIA of the pixel circuit layer PCL.

Referring to FIGS. 7 to 9A, 16A, and 16B , a first insulating layer INS1 having a flat surface is formed on the first and second alignment electrodes ALE1 and ALE2.

The first insulating layer INS1 may be formed of an organic layer including an organic material. The first insulating layer INS1 may be partially opened to expose each of the first alignment electrode ALE1 and the second alignment electrode ALE2 at least in the non-emission area NEMA. For example, the first insulating layer INS1 exposes a first contact hole CH1 exposing a portion of the first alignment electrode ALE1 and a portion of the second alignment electrode ALE2 in at least the non-emission region NEMA. may be partially opened to include the second contact hole CH2.

The first insulating layer INS1 composed of an organic layer has a flat surface and can alleviate a level difference caused by the first and second alignment electrodes ALE1 and ALE2 positioned thereunder.

Referring to FIGS. 7 to 9A, 16A, and 16C , first and second bank patterns BNKP1 and BNKP2 and a bank BNK are formed on the first insulating layer INS1.

The first and second bank patterns BNKP1 and BNKP2 may be disposed to be spaced apart from each other at least on the first insulating layer INS1 of the light emitting region EMA. The bank BNK may be positioned on the first insulating layer INS1 of the non-emission region NEMA.

In an embodiment, the first bank pattern BNKP1, the second bank pattern BNKP2, and the bank BNK may be formed of an organic layer including an organic material, and the first insulating layer INS1 formed of the organic layer ) can be encountered.

The bank BNK is in contact with the via layer VIA composed of an organic layer, the first insulating layer INS1, and the first and second bank patterns BNKP1 and BNKP2 to discharge outgas generated from the organic layers. Can be used as an outlet.

Referring to FIGS. 7 to 9A, 16A to 16D , a second insulating layer INS2 is formed on the first and second bank patterns BNKP1 and BNKP2 and the first insulating layer INS1.

The second insulating layer INS2 may be formed of an inorganic layer including an inorganic material. In one embodiment, the ends ED1 and ED2 of the second insulating layer INS2 may contact side surfaces of the bank BNK and may not overlap the bank BNK, but is not limited thereto. Depending on the embodiment, the second insulating layer INS2 may be positioned on a portion of the bank BNK to partially overlap the bank BNK.

Referring to FIGS. 7 to 9A, 16A to 16E , an alignment signal corresponding to each of the first and second alignment electrodes ALE1 and ALE2 is applied to the first and second alignment electrodes ALE1 and ALE2 . An electric field is formed between (ALE2).

Next, in the state in which the electric field is formed, ink including the light emitting elements LD is applied to the pixel area PXA of the pixel PXL by using an inkjet printing method or the like. For example, at least one inkjet nozzle is disposed on the second insulating layer INS2, and ink in which a plurality of light emitting elements LD is mixed is injected into the pixel area PXA of the pixel PXL through the inkjet nozzle. can do. The method of inputting the light emitting elements LD into the pixel area PXA is not limited to the above-described embodiment, and the method of inputting the light emitting elements LD may be variously changed.

When the second insulating layer INS2 composed of an inorganic film comes into contact with the side surface of the bank BNK or partially overlaps the bank BNK, the ink volume ratio of the pixel area PXA is reduced due to the hydrophilic property of the inorganic film. can increase Accordingly, the discharge amount of the ink supplied to the pixel area PXA may increase.

When an alignment signal corresponding to each of the first and second alignment electrodes ALE1 and ALE2 is applied in the stacked structure of the first insulating layer INS1 composed of an organic film and the second insulating layer INS2 composed of an inorganic film, An electric field having a relatively strong flow velocity may be formed only between the first bank pattern BNKP1 and the second bank pattern BNKP2 .

When the light emitting elements LD are input into the pixel area PXA, the light emitting elements LD are formed on the second insulating layer INS2 between the first and second bank patterns BNKP1 and BNKP2. ) can be induced.

After the light emitting elements LD are self-aligned, the solvent included in the ink is volatilized or removed by other methods.

Referring to FIGS. 7 to 9A, 16A, and 16F , after the light emitting devices LD are aligned in the pixel area PXA (or the light emitting area EMA), a first layer is placed on the light emitting devices LD. 3 An insulating layer (INS3) is formed. The third insulating layer INS3 covers at least a portion of one surface (eg, a top surface in the third direction DR3) of each of the light emitting elements LD to cover an active layer of each of the light emitting elements LD (refer to FIG. 1 ). Excluding the 12" reference), both ends (EP1, EP2) can be exposed to the outside. The third insulating layer INS3 fixes the light emitting elements LD to prevent the light emitting elements LD from departing from an aligned position.

When the process of forming the third insulating layer INS3 is performed so that the pixel PXL can be driven independently or individually from the adjacent pixels PXL, a part of the first alignment electrode ALE1 is an electrode separation region. It may be removed from the second opening OP2 of the bank BNK. Accordingly, the first alignment electrode ALE1 may be electrically and/or physically separated from the first alignment electrode ALE1 provided in adjacent pixels PXL located in the same pixel column. According to the embodiment, a portion of the second alignment electrode ALE2 is also removed from the second opening OP2 of the bank BNK in the above process, and the second alignment electrode ALE2 provided to the adjacent pixels PXL and They may be electrically and/or physically isolated.

7 to 9A, 16A to 16G , the third insulating layer INS3, the first end EP1 of each of the light emitting elements LD, and the second on the first bank pattern BNKP1. A first pixel electrode PE1 is formed on the insulating layer INS2.

The first pixel electrode PE1 may be electrically and/or physically connected to the first alignment electrode ALE1 through the first contact hole CH1 of the first insulating layer INS1 in the non-emission area NEMA.

Referring to FIGS. 7 to 9A and 16A to 16H , a fourth insulating layer INS4 is formed on the first pixel electrode PE1. In one embodiment, the fourth insulating layer INS4 may be formed of an inorganic layer including an inorganic material. The fourth insulating layer INS4 covers the first pixel electrode PE1 while exposing the second insulating layer INS2 on the second end EP2 of each of the light emitting elements LD and the second bank pattern BNKP2. can do.

Referring to FIGS. 7 to 9A and 16A to 16I , a second pixel electrode PE2 is formed on the exposed second insulating layer INS2.

The second pixel electrode PE2 may be electrically and/or physically connected to the second alignment electrode ALE2 through the second contact hole CH2 of the first insulating layer INS1 in the non-emission area NEMA.

A fifth insulating layer INS5 is formed on the second pixel electrode PE2. The fifth insulating layer INS5 may entirely cover the second pixel electrode PE2 and components positioned thereunder to protect the second pixel electrode PE2 and the components.

17 and 18 schematically illustrate a pixel PXL according to an exemplary embodiment, and are cross-sectional views corresponding to lines III to III′ of FIG. 7 .

The pixel PXL shown in FIGS. 17 and 18 is substantially the same as or substantially the same as the pixel PXL of FIG. 9A except that the light conversion pattern layer LCP is disposed on the display element layer DPL. may have a similar configuration.

The embodiments of FIGS. 17 and 18 show different embodiments in relation to the location of the light conversion pattern layer (LCP). For example, FIG. 17 discloses an embodiment in which an upper substrate including a light conversion pattern layer (LCP) is positioned on the display element layer DPL through an bonding process using an adhesive layer, and FIG. 18 discloses an embodiment in which the display element layer (DPL) ) Disclosed is an embodiment in which some components of the light conversion pattern layer (LCP) are formed through a continuous process.

Accordingly, in FIGS. 17 and 18, in order to avoid redundant descriptions, different points from the above-described embodiment will be mainly described.

Referring first to FIGS. 7 and 17 , an upper substrate may be provided on the display element layer DPL of the pixel PXL.

An upper substrate may be provided on the display element layer DPL to cover the pixel area PXA. Such an upper substrate may be used as an encapsulation substrate and/or a window member of a display device.

An intermediate layer CTL may be provided and/or formed between the upper substrate and the display element layer DPL.

The intermediate layer (CTL) may be a transparent adhesive layer (or adhesive layer) for reinforcing the adhesive force between the display element layer (DPL) and the upper substrate, for example, an optically clear adhesive, but the present invention is limited thereto. it is not going to be Depending on the embodiment, the intermediate layer CTL may be a refractive index converting layer for improving the luminance of the pixels PXL by converting the refractive index of light emitted from the light emitting devices LD and proceeding to the upper substrate.

The upper substrate may include a base layer BSL, a light conversion pattern layer LCP, and a light blocking pattern LBP. Also, the upper substrate may include a first capping layer CPL1 and a second capping layer CPL2 .

The base layer BSL may be a rigid substrate or a flexible substrate, and its material or physical properties are not particularly limited. The base layer BSL may be made of the same material as the substrate SUB or a material different from that of the substrate SUB.

The light conversion pattern layer LCP may be disposed on one surface of the base layer BSL to correspond to the emission area EMA of the pixel PXL. The light conversion pattern layer (LCP) may include a color conversion layer (CCL) corresponding to a predetermined color and a color filter (CF).

The color conversion layer CCL may include color conversion particles QD corresponding to a predetermined color. The color filter CF may selectively transmit light of a predetermined color.

The color conversion layer CCL is disposed on one surface of the first capping layer CPL1 to face the light emitting element LD, and converts light of a first color emitted from the light emitting element LD into light of a second color. It may include color conversion particles (QD) that do. For example, when the pixel PXL is a red pixel (or a red sub-pixel), the color conversion layer CCL converts light of a first color emitted from the light emitting elements LD to light of a second color, for example, It may include color conversion particles (QD) of red quantum dots that convert into red light. As another example, when the pixel PXL is a green pixel (or a green sub-pixel), the color conversion layer CCL of the corresponding pixel PXL converts light of a first color emitted from the light emitting elements LD into a second color. It may include color conversion particles (QD) of green quantum dots that convert light of, for example, green light. As another example, when the pixel PXL is a blue pixel (or blue sub-pixel), the color conversion layer CCL of the corresponding pixel PXL converts light of a first color emitted from the light emitting elements LD into a second color conversion layer. It may also include color conversion particles (QD) of blue quantum dots that convert light of a color, for example, blue light. According to an embodiment, when the pixel PXL is a blue pixel (or blue sub-pixel), a light scattering layer including light scattering particles is provided instead of the color conversion layer CCL including color conversion particles QD. It could be. For example, when the light emitting devices LD emit blue light, the pixel PXL may include a light scattering layer including light scattering particles. The light scattering layer described above may be omitted according to embodiments. According to another embodiment, when the pixel PXL is a blue pixel (or blue sub-pixel), a transparent polymer may be provided instead of the color conversion layer CCL.

The color filter CF may be positioned on one surface of the base layer BSL to face the light emitting element LD. The color filter CF may selectively transmit light of a specific color. The color filter (CF) constitutes the light conversion pattern layer (LCP) together with the color conversion layer (CCL), and may include a color filter material that selectively transmits light of a specific color converted in the color conversion layer (CCL). there is. The color filter CF may include one of a red color filter, a green color filter, and a blue color filter.

The light conversion pattern layer LCP including the color conversion layer CCL and the color filter CF may be positioned in the light emitting area EMA of the pixel PXL to correspond to the light emitting element LD.

A first capping layer CPL1 may be provided and/or formed between the color filter CF and the color conversion layer CCL.

The first capping layer CPL1 may be positioned on the color filter CF to cover the color filter CF, thereby protecting the color filter CF. The first capping layer CPL1 may be an inorganic insulating layer including an inorganic material or an organic insulating layer including an organic material.

A light blocking pattern LBP may be positioned adjacent to the light conversion pattern layer LCP. In one embodiment, the light blocking pattern LBP may be disposed on one surface of the base layer BSL to correspond to the non-emission area NEMA of the pixel PXL. The light blocking pattern LBP may correspond to the bank BNK of the display device layer DPL.

The light blocking pattern LBP may include a first light blocking pattern LBP1 and a second light blocking pattern LBP2.

The first light blocking pattern LBP1 is positioned on one surface of the base layer BSL and may be positioned adjacent to the color filter CF. The first light-blocking pattern LBP1 may include at least one black matrix material among various types of black matrix materials (eg, at least one light-blocking material currently known) and/or a color filter material of a specific color. there is.

According to an embodiment, the first light-blocking pattern LBP1 is in the form of a multilayer in which at least two or more color filters that selectively transmit light of different colors from among a red color filter, a green color filter, and a blue color filter are overlapped. may be provided. For example, the first light blocking pattern LBP1 includes a red color filter, a green color filter positioned on the red color filter and overlapping the red color filter, and a green color filter positioned on the green color filter and overlapping the green color filter. It may also be provided in a form including a blue color filter. That is, the first light-blocking pattern LBP1 may be provided in the form of a structure in which a red color filter, a green color filter, and a blue color filter are sequentially stacked. In this case, in the non-emission area NEMA of the pixel area PXA, the red color filter, the green color filter, and the blue color filter may be used as a first light-blocking pattern LBP1 to block transmission of light.

The first capping layer CPL1 may be provided and/or formed on the first light blocking pattern LBP1 . The first capping layer CPL1 may be entirely positioned on the first light blocking pattern LBP1 and the color filter CF.

The second light blocking pattern LBP2 may be provided and/or formed on one surface of the first capping layer CPL1 to correspond to the first light blocking pattern LBP1. The second light blocking pattern LBP2 may be a black matrix. The first light blocking pattern LBP1 and the second light blocking pattern LBP2 may include the same material. In one embodiment, the second light-blocking pattern LBP2 may be a structure that finally defines the emission area EMA of the pixel PXL. For example, in the step of supplying the color conversion layer (CCL) including the color conversion particles (QD), the second light blocking pattern (LBP2) finally defines the emission area (EMA) to which the color conversion layer (CCL) is to be supplied. It may be a defining dam structure.

The upper substrate may further include a second capping layer CPL2 formed entirely on the color conversion layer CCL and the second light blocking pattern LBP2.

The second capping layer CPL2 may include at least one of metal oxides such as silicon nitride (SiN _x ), silicon oxide (SiO _x ), silicon oxynitride (SiO _x N _y ), and aluminum oxide (AlO _x ). , but is not limited thereto. Depending on the embodiment, the second capping layer CPL2 may be formed of an organic layer (or an organic insulating layer) including an organic material. The second capping layer CPL2 may be positioned on the color conversion layer CCL to protect the color conversion layer CCL from external moisture and moisture, thereby further improving reliability of the color conversion layer CCL.

The above-described upper substrate may be positioned on the intermediate layer CTL and coupled to the display device layer DPL. To this end, the intermediate layer CTL may include a transparent adhesive layer (or adhesive layer) for reinforcing adhesive strength between the display device layer DPL and the upper substrate.

As described above, the display device according to an exemplary embodiment of the present invention arranges the light conversion pattern layer (LCP) on the light emitting element LD to emit light having excellent color reproducibility through the light conversion pattern layer (LCP). Light emission efficiency can be improved by emitting light.

In the above-described embodiment, it has been described that the upper substrate including the light conversion pattern layer (LCP) is formed on the display element layer (DPL), but the present invention is not limited thereto.

According to the embodiment, a part of the light conversion pattern layer (LCP) (eg, a color conversion layer (CCL)) is formed on one surface of the substrate SUB on which the pixels PXL are provided, and the light conversion pattern layer ( Another component of the LC (for example, the color filter CF) may be provided in a form facing the partial component with the intermediate layer CTL interposed therebetween. Specifically, as shown in FIG. 18 , the color conversion layer CCL may be formed on the substrate SUB on which the pixels PXL are provided, and the color filter CF may interpose the intermediate layer CTL. It may be formed on one surface of the base layer BSL.

In the case of the above-described embodiment, the color conversion layer CCL may be provided and/or formed on the fifth insulating layer INS5 to fill an area surrounded by the bank BNK.

An intermediate layer (CTL) may be positioned on the color conversion layer (CCL). The intermediate layer CTL may be at least one insulating layer, but is not limited thereto. Depending on embodiments, the intermediate layer CTL may be the intermediate layer CTL described with reference to FIG. 17 .

A base layer BSL including a color filter CF and a light blocking pattern LBP may be provided and/or formed on the intermediate layer CTL.

The color filter CF and the light blocking pattern LBP are disposed on one surface of the base layer BSL and may face the color conversion layer CCL and the bank BNK with the intermediate layer CTL interposed therebetween. For example, the color filter CF may face the color conversion layer CCL with the intermediate layer CTL interposed therebetween, and the light blocking pattern LBP may face the bank BNK with the intermediate layer CTL interposed therebetween. can

The light blocking pattern LBP may correspond to the non-emission area NEMA of the pixel PXL, and the color filter CF may correspond to the light emission area EMA of the pixel PXL.

The light-blocking pattern LBP may include a light-blocking material that prevents a light leakage defect in which light (or light) leaks between the pixel PXL and adjacent pixels PXL. In this case, the light blocking pattern LBP may be a black matrix. The light blocking pattern LBP may prevent color mixing of light emitted from each of the adjacent pixels PXL. The light blocking pattern LBP may have a configuration corresponding to the first light blocking pattern LBP1 described with reference to FIG. 17 .

In the above-described embodiment, it has been described that the color conversion layer (CCL) and the color filter (CF) are formed to face each other with the intermediate layer (CTL) interposed therebetween, but it is not limited thereto. Depending on the embodiment, the light conversion pattern layer LCP including the color conversion layer CCL and the color filter CF may be formed on one surface of the substrate SUB on which the pixel PXL is provided.

19 is a cross-sectional view taken along lines Ⅰ to Ⅰ′ in FIG. 4 .

In order to avoid redundant description with respect to the first to third pixels PXL1 to PXL3 of FIG. 19 , differences from the above-described exemplary embodiment will be mainly described. In an embodiment of the present invention, parts not specifically described are in accordance with the above-described embodiment, and like numbers denote like elements and like numbers denote like elements.

For convenience, in FIG. 19 , only a partial configuration of each of the first to third pixels PXL1 to PXL3 is illustrated.

4 and 19 , a first pixel PXL1 (or a first sub-pixel), a second pixel PXL2 (or a second sub-pixel), and a third pixel PXL3 (or a second sub-pixel) in one direction. 3 sub-pixels) may be arranged. Each of the first to third pixels PXL1 , PXL2 , and PXL3 may have the same configuration as the pixel PXL described with reference to FIGS. 7 to 13B .

The display area DA of the substrate SUB includes a first pixel area PXA1 in which the first pixel PXL1 is provided (or provided) and a second pixel area in which the second pixel PXL2 is provided (or provided) ( PXA2) and a third pixel area PXA3 in which the third pixel PXL3 is provided (or provided). In an embodiment, the first pixel PXL1 may be a red pixel, the second pixel PXL2 may be a green pixel, and the third pixel PXL3 may be a blue pixel. However, the present invention is not limited thereto, and according to embodiments, the second pixel PXL2 may be a red pixel, the first pixel PXL1 may be a green pixel, and the third pixel PXL3 may be a blue pixel. It may be a fire. Also, according to another embodiment, the third pixel PXL3 may be a red pixel, the first pixel PXL1 may be a green pixel, and the second pixel PXL2 may be a blue pixel.

Each of the first, second, and third pixels PXL1 , PXL2 , and PXL3 may include an emission area EMA. Also, each of the first, second, and third pixels PXL1 , PXL2 , and PXL3 may include a non-emission area NEMA adjacent to the emission area EMA of the corresponding pixel PXL. A bank BNK may be located in the non-emission area NEMA.

Each of the first, second, and third pixels PXL1 , PXL2 , and PXL3 may include a substrate SUB, a pixel circuit layer PCL, and a display device layer DPL.

The pixel circuit layer PCL of each of the first, second, and third pixels PXL1 , PXL2 , and PXL3 includes a buffer layer BFL, at least one transistor T provided on the buffer layer BFL, and the transistor (T) may include a passivation layer (PSV) provided on, and a via layer (VIA) provided on the passivation layer (PSV). Here, the via layer VIA may be formed of an organic layer.

The display element layer DPL of each of the first, second, and third pixels PXL1 , PXL2 , and PXL3 includes first and second alignment electrodes ALE1 and ALE2 , a first insulating layer INS1 , The first and second bank patterns BNKP1 and BNKP2, the bank BNK, the second insulating layer INS2, at least one light emitting element LD, the third insulating layer INS3, the first and second insulating layers It may include pixel electrodes PE1 and PE2 and fourth and fifth insulating layers INS4 and INS5.

An upper substrate including a light conversion pattern layer LCP and a light blocking pattern LBP may be disposed on the display element layer DPL of the first pixel PXL1 . The light conversion pattern layer LCP of the first pixel PXL1 may include a first color conversion layer CCL1 and a first color filter CF1. The first color conversion layer CCL1 may include color conversion particles QD including red quantum dots that convert light emitted from the light emitting device LD into red light. The first color filter CF1 may be a red color filter.

An upper substrate including a light conversion pattern layer LCP and a light blocking pattern LBP may be disposed on the display element layer DPL of the second pixel PXL2 . The light conversion pattern layer LCP of the second pixel PXL2 may include a second color conversion layer CCL2 and a second color filter CF2. The second color conversion layer CCL2 may include color conversion particles QD including green quantum dots that convert light emitted from the light emitting device LD into green light. The second color filter CF2 may be a green color filter.

An upper substrate including a light conversion pattern layer LCP and a light blocking pattern LBP may be disposed on the display element layer DPL of the third pixel PXL3 . The light conversion pattern layer LCP of the third pixel PXL3 may include a third color conversion layer CCL3 and a third color filter CF3. The third color conversion layer CCL3 may include color conversion particles QD including blue quantum dots that convert light emitted from the light emitting device LD into blue light. Depending on the embodiment, the third pixel PXL3 may include a light scattering layer including light scattering particles instead of the third color conversion layer CCL3 .

In the above-described embodiment, the first insulating layer (made of an organic film) on the first and second alignment electrodes ALE1 and ALE2 in each of the first, second, and third pixels PXL1 , PXL2 , and PXL3 ( INS1) may be disposed to prevent a defect due to a step difference between the first and second alignment electrodes ALE1 and ALE2. In addition, in the above-described embodiment, the via layer VIA composed of an organic film, the first insulating layer INS1, and the first and second pixels PXL1 , PXL2 , and PXL3 respectively. 2 The bank patterns BNKP1 and BNKP2 are connected to the bank BNK and the second insulating layer INS2 composed of an inorganic film is designed not to completely overlap the bank BNK, so that the organic Outgas generated from the membrane can be discharged to the bank BNK.

Although the above has been described with reference to preferred embodiments of the present invention, those skilled in the art or those having ordinary knowledge in the art do not deviate from the spirit and technical scope of the present invention described in the claims to be described later. It will be understood that the present invention can be variously modified and changed within the scope not specified.

Therefore, the technical scope of the present invention is not limited to the contents described in the detailed description of the specification, but should be defined by the claims.

SUB: substrate
LD: light emitting element
PXL: pixels
PXA: pixel area
EMA: luminous area
NEMA: non-emissive area
PCL: pixel circuit layer
DPL: display element layer
VIA: via layer
BNK: bank
BNKP: bank pattern
INS1 to INS5: first to fifth insulating layers
ALE: alignment electrode
PE: pixel electrode (or electrode)

Claims (22)

Board; and
including a plurality of pixels provided on the substrate;
Each of the plurality of pixels,
a via layer provided on the substrate and made of an organic film;
first and second alignment electrodes provided on the via layer and spaced apart from each other;
a first insulating layer provided on the first and second alignment electrodes to cover the first and second alignment electrodes and having a flat surface;
a first bank pattern provided on the first insulating layer on the first alignment electrode and a second bank pattern provided on the first insulating layer on the second alignment electrode;
a second insulating layer respectively provided on the first and second bank patterns and the first insulating layer between the first and second bank patterns;
at least one light emitting element provided on the second insulating layer between the first bank pattern and the second bank pattern;
a first electrode provided on the first bank pattern and electrically connected to a first end of the light emitting element and the first alignment electrode; and
A second electrode provided on the second bank pattern and electrically connected to a second end of the light emitting element and the second alignment electrode;
The display device of claim 1 , wherein the first insulating layer includes an organic layer. According to claim 1,
The display device, wherein the first insulating layer and the second insulating layer are made of different materials. According to claim 2,
The display device, wherein the second insulating layer includes an inorganic film. According to claim 3,
Each of the pixels,
a light-emitting area where the light-emitting element is disposed and a non-light-emitting area adjacent to the light-emitting area; and
and a bank provided on the first insulating layer in the non-emission region, including a first opening corresponding to the emission region and a second opening spaced apart from the first opening, and including an organic film. According to claim 4,
the first and second bank patterns include the organic layer;
the via layer, the first insulating layer, the first and second bank patterns, and
wherein the banks are connected to each other. According to claim 5,
The second insulating layer partially overlaps the bank. According to claim 5,
In the non-emission area, the bank is disposed directly on the first insulating layer. According to claim 7,
wherein the second insulating layer corresponds to the first opening of the bank. According to claim 8,
An end of the second insulating layer contacts a side surface of the bank. According to claim 8,
When viewed in cross section, one end of the second insulating layer is positioned between one side of the bank and the first bank pattern, and the other end of the insulating layer is positioned between the other side of the bank and the second bank pattern Do, display device. According to claim 5,
The second insulating layer does not completely overlap the bank. According to claim 11,
The display device, wherein the first electrode and the second electrode are provided on different layers. According to claim 12,
Each of the plurality of pixels,
a third insulating layer provided on the light emitting element and exposing a first end and a second end of the light emitting element;
a fourth insulating layer provided on the first electrode and including an inorganic film; and
and a fifth insulating layer provided over the entire surface of the fourth insulating layer and the second electrode and including an inorganic film. According to claim 11,
The display device, wherein the first electrode and the second electrode are provided on the same layer. According to claim 11,
The first insulating layer includes a first contact hole exposing a portion of the first alignment electrode and a second contact hole exposing a portion of the second alignment electrode;
The first electrode is electrically connected to the first alignment electrode through the first contact hole;
The second electrode is electrically connected to the second alignment electrode through the second contact hole. According to claim 15,
The first and second contact holes are located in the non-emission area. According to claim 12,
Each of the plurality of pixels,
a light conversion pattern positioned on the fifth insulating layer and corresponding to the light emitting region; and
and a light blocking pattern disposed on the fifth insulating layer and corresponding to the non-emission region. According to claim 1,
Each of the plurality of pixels includes at least one transistor positioned between the substrate and the via layer and electrically connected to the light emitting element. According to claim 1,
The display device of claim 1, wherein a ratio of a thickness of the first and second alignment electrodes to a thickness of the first insulating layer is greater than or equal to 1:3. Board; and
It is provided on the substrate and includes a plurality of pixels each including an emission area and a non-emission area,
Each of the plurality of pixels,
a via layer provided on the substrate and made of an organic film;
first and second alignment electrodes provided on the via layer, spaced apart from each other, and each having a first thickness;
a first insulating layer provided on the first and second alignment electrodes to cover the first and second alignment electrodes, made of an organic film, and having a second thickness different from the first thickness;
a first bank pattern provided on the first insulating layer on the first alignment electrode and a second bank pattern provided on the first insulating layer on the second alignment electrodes;
a bank provided on the first insulating layer in the non-emission region;
a second insulating layer formed of an inorganic film and provided on the first insulating layer between the first and second bank patterns and the first and second bank patterns; and
at least one light emitting element provided on the second insulating layer of the light emitting region;
The display device, wherein the ratio of the first thickness to the second thickness is 1:3 or more. Forming at least one pixel including an emission area and a non-emission area on a substrate,
Forming the at least one pixel,
forming at least one transistor on the substrate;
forming a via layer on the transistor;
forming a first alignment electrode and a second alignment electrode spaced apart from each other on the via layer;
forming a first insulating layer having a flat surface on the first and second alignment electrodes;
forming a first bank pattern and a second bank pattern spaced apart from each other on the first insulating layer to correspond to the light emitting region, and forming a bank on the first insulating layer to correspond to the non-light emitting region;
forming a second insulating layer on the first and second bank patterns and on the first insulating layer between the first and second bank patterns;
arranging at least one light emitting element on the second insulating layer between the first bank pattern and the second bank pattern;
forming a first electrode electrically connected to each of the first end of the light emitting element and the first alignment electrode on the first bank pattern; and
Forming a second electrode electrically connected to a second end of the light emitting element and the second alignment electrode on the second bank pattern,
The method of manufacturing a display device, wherein the via layer, the first insulating layer, the first and second bank patterns, and the bank include an organic film, and the second insulating layer includes an inorganic film. According to claim 21,
The second insulating layer does not completely overlap the bank,
The via layer, the first insulating layer, the first and second bank patterns, and the bank are connected to each other.

Images