KR20170043996A - 메모리 관리 방법을 갖는 컴퓨팅 시스템 및 그것의 동작 방법 - Google Patents

메모리 관리 방법을 갖는 컴퓨팅 시스템 및 그것의 동작 방법 Download PDF

Info

Publication number
KR20170043996A
KR20170043996A KR1020160092125A KR20160092125A KR20170043996A KR 20170043996 A KR20170043996 A KR 20170043996A KR 1020160092125 A KR1020160092125 A KR 1020160092125A KR 20160092125 A KR20160092125 A KR 20160092125A KR 20170043996 A KR20170043996 A KR 20170043996A
Authority
KR
South Korea
Prior art keywords
memory
core
slab
control unit
aggregate
Prior art date
Application number
KR1020160092125A
Other languages
English (en)
Korean (ko)
Inventor
페이 리우
기양석
실링 선
Original Assignee
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US15/062,855 external-priority patent/US20170109080A1/en
Application filed by 삼성전자주식회사 filed Critical 삼성전자주식회사
Publication of KR20170043996A publication Critical patent/KR20170043996A/ko

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1647—Handling requests for interconnection or transfer for access to memory bus based on arbitration with interleaved bank access
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5011—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals
    • G06F9/5016—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals the resource being the memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Stored Programmes (AREA)
  • Memory System (AREA)
KR1020160092125A 2015-10-14 2016-07-20 메모리 관리 방법을 갖는 컴퓨팅 시스템 및 그것의 동작 방법 KR20170043996A (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201562241544P 2015-10-14 2015-10-14
US62/241,544 2015-10-14
US15/062,855 US20170109080A1 (en) 2015-10-14 2016-03-07 Computing system with memory management mechanism and method of operation thereof
US15/062,855 2016-03-07

Publications (1)

Publication Number Publication Date
KR20170043996A true KR20170043996A (ko) 2017-04-24

Family

ID=58550294

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020160092125A KR20170043996A (ko) 2015-10-14 2016-07-20 메모리 관리 방법을 갖는 컴퓨팅 시스템 및 그것의 동작 방법

Country Status (4)

Country Link
JP (1) JP2017076396A (ja)
KR (1) KR20170043996A (ja)
CN (1) CN106598724B (ja)
TW (1) TWI710899B (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20230068263A (ko) * 2021-11-10 2023-05-17 삼성전자주식회사 호스트 메모리 버퍼를 사용하는 메모리 시스템 및 그것의 동작 방법
US12014080B2 (en) 2021-11-10 2024-06-18 Samsung Electronics Co., Ltd. Memory system using host memory buffer and operation method thereof

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6423809B2 (ja) * 2016-02-19 2018-11-14 イーソル株式会社 オペレーティングシステム、プログラミングシステム及びメモリ割り当て方法
CN108664325B (zh) * 2017-03-30 2019-06-28 视联动力信息技术股份有限公司 处理数据的方法和电子设备
CN107729151A (zh) * 2017-10-19 2018-02-23 济南浪潮高新科技投资发展有限公司 一种集群管理fpga资源的方法
CN110134514B (zh) * 2019-04-18 2021-04-13 华中科技大学 基于异构内存的可扩展内存对象存储系统
TWI848727B (zh) * 2022-11-03 2024-07-11 慧榮科技股份有限公司 固態儲存裝置中的結構化查詢語言指令的執行方法及裝置

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6009478A (en) * 1997-11-04 1999-12-28 Adaptec, Inc. File array communications interface for communicating between a host computer and an adapter
US6085296A (en) * 1997-11-12 2000-07-04 Digital Equipment Corporation Sharing memory pages and page tables among computer processes
JP3918145B2 (ja) * 2001-05-21 2007-05-23 株式会社ルネサステクノロジ メモリコントローラ
US7873776B2 (en) * 2004-06-30 2011-01-18 Oracle America, Inc. Multiple-core processor with support for multiple virtual processors
US7577813B2 (en) * 2005-10-11 2009-08-18 Dell Products L.P. System and method for enumerating multi-level processor-memory affinities for non-uniform memory access systems
CN101196816B (zh) * 2007-12-29 2010-12-08 中国科学院计算技术研究所 一种操作系统及操作系统管理方法
US9235531B2 (en) * 2010-03-04 2016-01-12 Microsoft Technology Licensing, Llc Multi-level buffer pool extensions
US8510749B2 (en) * 2010-05-27 2013-08-13 International Business Machines Corporation Framework for scheduling multicore processors
KR101267347B1 (ko) * 2011-07-29 2013-05-27 현대제철 주식회사 몰드 내 마찰력을 이용한 크랙 감시장치 및 그 방법
JP2013127703A (ja) * 2011-12-19 2013-06-27 Renesas Electronics Corp ロードモジュール生成方法及びロードモジュール生成プログラム
US9003223B2 (en) * 2012-09-27 2015-04-07 International Business Machines Corporation Physical memory fault mitigation in a computing environment
US9619251B2 (en) * 2013-05-30 2017-04-11 Intel Corporation Techniques for dynamic system performance tuning
US9070423B2 (en) * 2013-06-11 2015-06-30 Invensas Corporation Single package dual channel memory with co-support
CN103345451B (zh) * 2013-07-18 2015-05-13 四川九成信息技术有限公司 一种在多核处理器中缓冲数据的方法
US20150046259A1 (en) * 2013-08-09 2015-02-12 Yp Intellectual Property Llc Systems and methods for personalized orchestration of business information
CN104199699B (zh) * 2014-08-29 2017-06-16 北京经纬恒润科技有限公司 程序加载方法、芯片启动方法、装置及主控设备
CN104375899B (zh) * 2014-11-21 2016-03-30 北京应用物理与计算数学研究所 高性能计算机numa感知的线程和内存资源优化方法与系统
CN104317734A (zh) * 2014-11-28 2015-01-28 迈普通信技术股份有限公司 一种适用于slab的内存分配方法及装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20230068263A (ko) * 2021-11-10 2023-05-17 삼성전자주식회사 호스트 메모리 버퍼를 사용하는 메모리 시스템 및 그것의 동작 방법
US12014080B2 (en) 2021-11-10 2024-06-18 Samsung Electronics Co., Ltd. Memory system using host memory buffer and operation method thereof

Also Published As

Publication number Publication date
TW201717016A (zh) 2017-05-16
TWI710899B (zh) 2020-11-21
CN106598724A (zh) 2017-04-26
CN106598724B (zh) 2022-01-14
JP2017076396A (ja) 2017-04-20

Similar Documents

Publication Publication Date Title
KR20170043996A (ko) 메모리 관리 방법을 갖는 컴퓨팅 시스템 및 그것의 동작 방법
US10324832B2 (en) Address based multi-stream storage device access
EP3608787B1 (en) Virtualizing isolation areas of solid-state storage media
EP2645259B1 (en) Method, device and system for caching data in multi-node system
JP5932043B2 (ja) 不揮発性記憶装置セットの揮発メモリ表現
US10248346B2 (en) Modular architecture for extreme-scale distributed processing applications
WO2024078429A1 (zh) 内存管理方法、装置、计算机设备及存储介质
US20220229815A1 (en) Hybrid model of fine-grained locking and data partitioning
US20180113738A1 (en) Balanced, Opportunistic Multicore I/O Scheduling From Non-SMP Applications
CN115904212A (zh) 数据处理的方法、装置、处理器和混合内存系统
CN115421924A (zh) 一种内存分配方法、装置及设备
EP2869183A1 (en) Information processing apparatus, storage device control circuit, and storage device control method
US9317306B2 (en) Computer device and memory management method thereof
US20170109080A1 (en) Computing system with memory management mechanism and method of operation thereof
US12056382B2 (en) Inference in memory
CN110447019B (zh) 存储器分配管理器及由其执行的用于管理存储器分配的方法
US11656905B2 (en) Delegation control based on program privilege level and page privilege level
US11079951B2 (en) Multi-tier storage and mirrored volumes
Chum et al. SLA-Aware Adaptive Mapping Scheme in Bigdata Distributed Storage Systems
Prathapan Design Space Exploration of Data-Centric Architectures
KR20240140354A (ko) 스토리지 컨트롤러 및 전자 시스템의 동작 방법
JP2024539867A (ja) ダイナミックランダムアクセスメモリキャッシュをアプリケーションプロセスごとに第２のタイプのメモリとして提供する
CN118331930A (zh) 分布式计算机系统中的电子数据文件访问管理
WO2020122779A1 (en) Methods and nodes for handling memory