KR20150023087A - Concatenated BCH coding method, coding apparatus, and reliability based decoding method - Google Patents
Concatenated BCH coding method, coding apparatus, and reliability based decoding method Download PDFInfo
- Publication number
- KR20150023087A KR20150023087A KR20130099410A KR20130099410A KR20150023087A KR 20150023087 A KR20150023087 A KR 20150023087A KR 20130099410 A KR20130099410 A KR 20130099410A KR 20130099410 A KR20130099410 A KR 20130099410A KR 20150023087 A KR20150023087 A KR 20150023087A
- Authority
- KR
- South Korea
- Prior art keywords
- sub
- message
- codes
- code
- row
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/1515—Reed-Solomon codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/154—Error and erasure correction, e.g. by using the error and erasure locator or Forney polynomial
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Algebra (AREA)
- General Physics & Mathematics (AREA)
- Pure & Applied Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
Abstract
Description
The present invention relates to a method of encoding a message to detect a communication error, and more particularly to a concatenated BCH coding method, a coding apparatus, and a reliability-based decoding method.
2. Description of the Related Art [0002] Recently, various encoding methods for encoding data in order to reduce errors occurring in data transmission processes of optical communication, digital broadcasting, and memory devices have been used. Among them, a BCH (Bose-Chaudhuri-Hocquenghen) coding method having excellent coding performance is widely used.
FIG. 1 shows the structure of a conventional single BCH code. Referring to FIG. 1, in a
2 shows a structure of a conventional concatenated BCH (Concatenated BCH) code. 2, the concatenated
In this manner, when a message is subjected to concatenated BCH coding in the conventional manner, the sizes of the messages of the plurality of
As shown in FIGS. 1 and 2, according to the structure of the
The present invention provides a concatenated BCH coding method in which a size of a shortening message is minimized and an encoding apparatus for executing the concatenated BCH encoding method.
The present invention is also intended to provide a reliability-based decoding method with improved performance.
According to an aspect of the present invention,
A method of coding an encoding apparatus by concatenating a plurality of sub-codes in rows in parallel, the method comprising: receiving a message from outside; Equation ({
- 1 - m r t r) × k r B ≥ N} to the extent not satisfied, the number of the total size (N) of the message, the row sub-code (k r B), index (m r) and an error correction capability (t r ); And performing concatenated BCH coding of the message using the set parameters (N, k r B , m r , t r ).In order to solve the above problems,
A method for encoding a plurality of sub-codes in parallel by concatenating a plurality of sub-codes in a coding apparatus, the method comprising the steps of: receiving a message from outside; Equation ({
- 1 - m c t c) × k c B ≥ N} to the extent not satisfied, the number of the total size (N), open sub-code of the message (k c B), index (m c), and error correction capability (t c ); And provides a concatenated BCH encoding method comprising the step of using the established parameters (N, k c B, m c, t c) concatenated BCH code the message.In order to solve the above problems,
A coding method for encoding a plurality of sub-codes in parallel by concatenating a plurality of sub-codes in a row and a column, the method comprising: receiving a message from outside; The mathematical expressions {(
- 1 - m r t r ) x k r B ≥ N, ( - 1 - m c t c) × k c B ≥ N} to the extent not satisfied, the total size (N) of the message, the number of the matrix sub-code (k r B, k c B), the index (m r , m c ) and error correction capabilities (t r , t c ); And concatenating the message with the set parameters N, k r B , k c B , m r , m c , t r , and t c .In order to solve the above problems,
Receives a message from the outside,
- 1 - m r t r ) x k r B ≥ N} and the equation {( - of m c t c) × k c B ≥ N} to be the total size (N), line parameter to {row index (m r), a row error correction capability (t r) of the message, line satisfy the sub-codes 1 (K r B )} and column parameters {column index (m c ), column error correcting capability (t c ), number of column sub-codes (k c B )}; And a coding unit for receiving a signal output from the parameter setting unit and performing concatenated BCH coding.In order to solve the above problems,
A method for decoding an encoded code, the method comprising the steps of: (a) determining a position of a failed row and a column by performing a syndrome check on the code; (b) extracting low-confidence bits in the failed row and column; And (c) performing a decoding after inverting a predetermined number of bits among the extracted bits.
As described above, according to the present invention, the size of the short message included in the concatenated BCH code is minimized.
Therefore, the performance of the concatenated BCH code is improved because parity is utilized very efficiently.
Further, when the reliability-based decoding method according to the present invention is applied to code decoding, the performance is greatly improved as compared with the case where the reliability-based decoding method is not applied.
FIG. 1 shows the structure of a conventional single BCH (Bose-Chaudhuri-Hocquengen) code.
2 shows a structure of a conventional concatenated BCH (Concatenated BCH) code.
FIG. 3 shows the structure of a single BCH code according to the present invention.
FIG. 4 shows an embodiment of a concatenated BCH code structure according to the present invention.
FIG. 5 shows another embodiment of the concatenated BCH code structure according to the present invention.
6 is a flowchart illustrating a concatenated BCH coding method according to the present invention.
7 is a block diagram illustrating an example of a concatenated BCH coding apparatus according to the present invention.
FIG. 8 is a flowchart illustrating a reliability-based decoding method according to the present invention.
FIG. 9 is a graph showing the effect of the decoding method shown in FIG.
Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings so that those skilled in the art can easily carry out the present invention. Like reference numerals in the drawings denote like elements.
FIG. 3 shows the structure of a single BCH code according to the present invention.
Referring to FIG. 3, a
[Equation 1]
m r = ceiling (log 2 N / k r B )
Here, N denotes the total size of the BCH code, and k r B denotes the number of row sub-codes.
Thus, the size of the unicast message of the
FIG. 4 shows an embodiment of a structure of a concatenated BCH code according to the present invention. Referring to FIG. 4, the concatenated
Specifically, for each of the plurality of
Here, m r and m c represent exponents, and t r and t c represent error correction capability of the concatenated
As described above, the size of the short message of the sub-codes 417 and 425 of the concatenated
That is, the plurality of
The concatenated
As described above, since the size of the short message included in the plurality of
FIG. 5 shows another embodiment of the structure of the concatenated BCH code according to the present invention. Referring to FIG. 5, the concatenated
Specifically, for each of a plurality of concatenated sub-code in the row (511-517), the overall size of the BCH code, - if (1 bit LA, the size of the parity (t r m × 2 m) ") Bit, and the size of the message consists of {(2 m ' - 1 - t r m') - short message} bits. In addition, the heat for each of the plurality of concatenated sub-code of (521-525), the overall size of the BCH code "when (La 1-bit, the size of the parity (t c m × 2 m)") bit, and , The size of the message consists of {(2 m " - 1 - t c m") - short message} bits.
Here, m 'and m' denote exponents, and t r and t c denote the error correction capability of the BCH code. Exponents m 'and m''can be calculated using Equation (1).
As described above, the sizes of the
In addition, the concatenated
6 is a flowchart illustrating a concatenated BCH coding method according to the present invention. Referring to FIG. 6, the concatenated BCH coding method includes first through
In the
7, the coding apparatus (701 in FIG. 7) sets the total size N of the entire message, the row parameters (row index (m r ), row error correction capability (t r), the number of the row sub-code (k r B)} and the heat parameters of {row index (m c), a row error correction capability (t c), the number of the row sub-code (k c B)} .
&Quot; (2) "
(
- 1 - m r t r ) x k r B ≥ N&Quot; (3) "
(
- 1 - m c t c ) × k c B ≥ NThe total size N of the entire message is divided by the number (k r B ) of the row sub-codes (411 to 417 in Fig. 4 and 511 to 517 in Fig. 5) Is N / k r B ┐ or └N / k r B ┘, and individual messages are GF (
) And has a correction capability of t r bits.Further, the total size (N) of the entire message is divided by the number (k c B ) of the column sub-codes (421 to 425 of FIG. 4 and 521 to 525 of FIG. 5) The size of the message is ┌N / k c B ┐ or └N / k c B ┘, and individual messages are GF
) And has a correction capability of tc bits.the message block (B i, j ) is generated by dividing the messages constituting the i-th row sub-codes into k r B ,
The value of ┌N / k r B ┐ or └N / k r B ┘.( Tc , < / RTI >< RTI ID = 0.0 & , k c B ), the jth column code is coded.
Using Equation 2, given the total size N of the entire message and the error correction capability t r , the number of selectable row sub-codes (411 - 417 in FIG. 4, 511 - 517 in FIG. 5) If the error is given a number (k r B) of the k r B) a can be obtained, the total size of the entire message (N) and the row sub-code of (411-417, 511-517 of Fig. 5) in the range of 4 It is possible to obtain a range that the correction capability ( tr ) can take. The total sum of the sizes of the messages included in the sub-codes (411 to 417 in Fig. 4 and 511 to 517 in Fig. 5) connected to the row is at least larger than the message size N to be encoded. Otherwise, the number of rows in the sub-code (411-417, 511-517 of Fig. 5 in Fig. 4) (k r B), and error correction capability (t r) sub-code of the line (411 of Figure 4 in accordance with the 417, 511 to 517 in Fig. 5) can not be designed. What is important here is that the exponent (m r ) is determined by the exponential expression {m r =? Log 2 (N / k r B )} to prevent excessive shortening.
It is possible to prevent excessive shortening of the column sub-codes (421 to 425 in Fig. 4, 521 to 525 in Fig. 5) in the same manner as described above. Note that the coding of the sub-codes (421 to 425 of FIG. 4 and 521 to 525 of FIG. 4) connected to the columns requires that the sub-codes (421 to 425 of FIG. 4) in the case of parallel concatenation (521 to 525 in Fig. 5) are the same as the message size (N) of the entire sub-codes (411 to 417 in Fig. 4 and 511 to 517 in Fig. 5) In the case of serial concatenation, the message size of all the sub-codes (421 to 425 of FIG. 4 and 521 to 525 of FIG. 4) connected to the column is (N '= N + k r B m r t r ) . That is, in the case of the serial concatenation, the size of the message of the sub-codes (421 to 425 in FIG. 4, 521 to 525 in FIG. In the case of serial concatenation, sub-codes (421 to 425 in Fig. 4, 521 to 525 in Fig. 5) Even parity is used as a message. For this reason, in the case of serial concatenation, the size of a block including the parity of sub-codes (411 to 417 in Fig. 4 and 511 to 517 in Fig. 5) This problem can be solved by defining the sub-code concatenated with the j-th column through Equation (4) as follows.
&Quot; (4) "
Where f (x) is f (x) = (x - 1) mod k c B +1, and B i , j and R j c are the parity of the sub-codes (421 to 425 of FIG. 4, 521 to 525 of FIG. 5) .
Also important in designing an irregular concatenated BCH code is that sub-codes (411 to 417 in Fig. 4, 511 to 517 in Fig. 5) and row The total parity of the codes (421 to 425 in Fig. 4, 521 to 525 in Fig. 5) should not exceed the parity availability (P).
&Quot; (5) "
k r B m r t r + k c B m c t c ≤ P
P is defined by the following
&Quot; (6) "
P = └N / R┘ - N
By performing encoding as described above, it is possible to more efficiently utilize the parity by the unequal concatenated BCH encoding. This coding scheme is not limited to the sub codes (421 to 425 in Fig. 4, 521 to 525 in Fig. 5) and the sub codes (511 to 512 in Fig. It can be applied to only one side. (M =? Log 2 (N / k (k)) related to the size of the fields of all the sub-codes (411 to 417 and 421 to 425 of FIG. 4, 511 to 517, and 521 to 525 of FIG. B )?), All of the sub-codes (411 to 417 and 421 to 425 of FIG. 4, 511 to 517 and 521 to 525 of FIG. 5) may be designed on different fields according to their respective numbers. However, in such a case, the sub-codes (421 to 425 in Fig. 4, 521 to 525 in Fig. 5) and the sub codes (511 to 512 in Fig. The same decoder can not be shared, and the complexity of the entire decoder may increase.
In a
A method of BCH coding a message will be described as a practical example.
First, it is assumed that the total size (N) of the entire message is 32,768 bits (4 kB).
When the number (k r B ) of row sub-codes (411 to 417 in Fig. 4, 511 to 517 in Fig. 5) is determined in the case of utilizing Equation 2, available row sub- , error correction capability of the error correction capability (t r) to be obtained and, conversely, the row sub-code (411-417, 511-517 of Fig. 5) of Fig. 4 in the range of 511-517 in Fig. 5) (t r (K r B ) of row sub-codes (411 to 417 in Fig. 4, 511 to 517 in Fig. 5) can be obtained.
For example, it is assumed that coding is performed by utilizing row codes and column codes each having 16 error correction capacities of 10 (t r = t c = 10) in the conventional method. In the conventional method, since a message of 32768 bits must be uniformly divided into 16 messages, the total size of messages of the individual configuration codes is 2048 bits. Therefore, the sub-code (411-417 and 421-425, 511-517 and 521-525 of Fig. 5 in Fig. 4) are designed on the GF (2 12), each of the parity is 12 * 10 (= m r × t r = m c x tc). The number of row sub-codes (411 to 417 in Fig. 4, 511 to 517 in Fig. 4) and the number of row sub-codes (421 to 425 in Fig. 4, 521 to 525 in Fig. 411 and 417 and 421 to 425 in FIG. 4, and 511 to 517 and 521 to 525 in FIG. 5) is 32, the parity of 3840 (12 × 10 × 32) bits is required in the conventional method.
However, the present invention is applied as follows.
Assuming that the number (k r B ) of the row sub-codes (411 to 417 in FIG. 4 and 511 to 517 in FIG. 5) is 16, the index (m r ) . Substituting this number into Equation 2 results in (2 11 - 1 - 11 × t r ) × 16 ≥ 32768. When the inequality is summarized, the range of error correction capability (t r ) is obtained as a negative number. Therefore, at this time, row encoding can not be performed unlike the conventional method. That is, since there is no restriction condition as in Equation (1) in the past, excessive shortening is made near half of the message.
Therefore, since unequal concatenated BCH coding can not be performed using the 16 row sub-codes, a method of using 17 row sub-codes (m r is the same as before) is applied. If the number of lines in the sub-code (411-417, 511-517 of Fig. 5 in Fig. 4) (k r B) so that it is 17, similarly to the above by the equation (1) index (r m) is 11. (K r B ) and exponent (m r ) of the row sub-codes (411 to 417 in FIG. 4 and 511 to 517 in FIG. 5) and the total size (N) In summary, it can be seen that the error correction capability (t r ) is 10 or less. Here, the error electrostatic capacity (t r ) must be a positive integer.
The sizes of the messages included in the sub-codes (411 to 417 and 421 to 425 in FIG. 4, 511 to 517 and 521 to 525 in FIG. 5) are reduced and the error correction capability (t r = t c = 10 It is necessary to set the parameters so as to have the following parameters. The amount of parity for this is 3740 bits (11 x 10 x 34). That is, the size of the parity according to the present invention has the error correcting capability of all the constituent codes even if the parity size is reduced to 100 bits compared with the conventional parity size (3840 bits). In addition, since the size of the sub-codes (411 to 417 & 421 to 425 in Fig. 4, 511 to 517 & 521 to 525 in Fig. 5) becomes smaller, the error correction capability is improved.
7 is a block diagram illustrating an example of a concatenated BCH coding apparatus according to the present invention. Referring to FIG. 7, the concatenated
The
4 and 5) and the line parameters (m r , t r , k (see FIGS. 4 and 5), the total size r B ) and column parameters (m c , t c , k c B in FIGS. 4 and 5) to perform concatenated BCH coding. The method of performing the concatenated BCH coding is a known technique, and a detailed description thereof will be omitted. The
The memory may be a NAND flash memory. The memory may further include a NAND flash memory and a controller for controlling operations of the NAND flash memory.
The
In addition to the concatenated BCH coding function, the
The signal output from the
As described above, the
FIG. 8 is a flowchart illustrating a reliability-based decoding method according to the present invention. Referring to FIG. 8, the reliability-based decoding method includes first through
In a
In a
The executes after which the decoding in Step 3 (831), predetermined number of bits of the extracted bits (N s bits), the reverse (flip).
If the decryption is successful in the decryption process, the decryption process is terminated. If the decryption fails in the decryption process, the
FIG. 9 is a graph showing the effect of the decoding method shown in FIG. Referring to FIG. 9, when the reliability-based
Claims (16)
Receiving a message from outside;
Equation ({ - 1 - m r t r) × k r B ≥ N} to the extent not satisfied, the number of the total size (N) of the message, the row sub-code (k r B), index (m r) and an error correction capability (t r ); And
And performing concatenated BCH coding of the message using the set parameters N, k r B , m r , and t r .
Wherein the exponent m r is calculated using the equation {m r = ceiling (log 2 N / k r B )}.
The actual messages of the plurality of sub- ). ≪ / RTI >
Receiving a message from outside;
Equation ({ - 1 - m c t c) × k c B ≥ N} to the extent not satisfied, the number of the total size (N), open sub-code of the message (k c B), index (m c), and error correction capability (t c ); And
Concatenated BCH encoding method comprising the steps of: using the established parameters (N, k c B, m c, t c) concatenated BCH code the message.
Wherein the exponent m c is calculated using the equation {m c = ceiling (log 2 N / k c B )}.
The actual messages of the plurality of sub- ). ≪ / RTI >
Receiving a message from outside;
The mathematical expressions {( - 1 - m r t r ) x k r B ≥ N, ( - 1 - m c t c) × k c B ≥ N} to the extent not satisfied, the total size (N) of the message, the number of the matrix sub-code (k r B, k c B), the index (m r , m c ) and error correction capabilities (t r , t c ); And
Wherein concatenated BCH coding is performed on the message using the set parameters N, k r B , k c B , m r , m c , t r , and t c .
Said index (m r, m c) is, using the equation of [{m c = ceiling (log 2 N / k c B)}, {m r = ceiling (log 2 N / k r B)}] And calculating the concatenated BCH coding.
The actual messages of the plurality of sub- ) And GF ( ). ≪ / RTI >
Wherein each of the plurality of sub-codes comprises one of a Hamming code, a Bose-Chaudhuri-Hocquengen code, and a Reed Solomon (RS) code.
Wherein the encoding method is also applied to a method of serial concatenating the plurality of sub-codes.
And a coding unit for receiving a signal output from the parameter setting unit and performing concatenated BCH coding.
Wherein the encoding unit outputs the encoded signal and transmits the encoded signal to the NAND flash memory.
Wherein the parameter setting unit and the encoding unit are provided in a transmitter that transmits a signal through a communication channel.
(a) performing a syndrome check on the code to determine positions of failed rows and columns;
(b) extracting low-confidence bits in the failed row and column; And
(c) reversing a predetermined number of bits among the extracted bits and then performing decoding.
Wherein the reliability-based decoding method further comprises the steps of: obtaining reliability information by performing multiple read operations on only bits corresponding to the common portion of the failed row and column; and retrieving and extracting the reliability- .
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130099410A KR102023120B1 (en) | 2013-08-22 | 2013-08-22 | Concatenated BCH coding method, coding apparatus, and reliability based decoding method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130099410A KR102023120B1 (en) | 2013-08-22 | 2013-08-22 | Concatenated BCH coding method, coding apparatus, and reliability based decoding method |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20150023087A true KR20150023087A (en) | 2015-03-05 |
KR102023120B1 KR102023120B1 (en) | 2019-09-20 |
Family
ID=53020640
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020130099410A KR102023120B1 (en) | 2013-08-22 | 2013-08-22 | Concatenated BCH coding method, coding apparatus, and reliability based decoding method |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR102023120B1 (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20080088989A (en) * | 2007-03-30 | 2008-10-06 | 삼성전자주식회사 | Bose-chaudhuri-hocquenghem error correction method and circuit for checking error using error correction encoder |
KR101206176B1 (en) * | 2011-03-07 | 2012-11-28 | 인하대학교 산학협력단 | High-performance concatenated bch based forward error correction system and method |
KR20130055095A (en) * | 2011-11-18 | 2013-05-28 | 한국과학기술원 | Encoding, decoding, and multi-stage decoding circuits and methods for concatenated bch code, error correct circuit of flash memory device using the same, and flash memory device using the same |
-
2013
- 2013-08-22 KR KR1020130099410A patent/KR102023120B1/en active IP Right Grant
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20080088989A (en) * | 2007-03-30 | 2008-10-06 | 삼성전자주식회사 | Bose-chaudhuri-hocquenghem error correction method and circuit for checking error using error correction encoder |
KR101206176B1 (en) * | 2011-03-07 | 2012-11-28 | 인하대학교 산학협력단 | High-performance concatenated bch based forward error correction system and method |
KR20130055095A (en) * | 2011-11-18 | 2013-05-28 | 한국과학기술원 | Encoding, decoding, and multi-stage decoding circuits and methods for concatenated bch code, error correct circuit of flash memory device using the same, and flash memory device using the same |
Also Published As
Publication number | Publication date |
---|---|
KR102023120B1 (en) | 2019-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10536171B2 (en) | Encoding/decoding method, device, and system | |
CN107370560B (en) | Method, device and equipment for coding and rate matching of polarization code | |
WO2021000531A1 (en) | Polar code segmented flipping decoding method based on llr, and intelligent terminal | |
EP3579470A1 (en) | Polar encoding method and encoding apparatus, and decoding method and decoding apparatus | |
WO2017194013A1 (en) | Error correction coding method and device | |
CN106888026B (en) | Segmented polarization code coding and decoding method and system based on LSC-CRC (least significant likelihood-Cyclic redundancy check) decoding | |
US11171741B2 (en) | Polar code transmission method and apparatus | |
WO2018166423A1 (en) | Polar code encoding method and apparatus | |
US9787329B2 (en) | Efficient coding with single-error correction and double-error detection capabilities | |
US11342945B2 (en) | Method and apparatus for processing rate matching of polar codes | |
US20030188253A1 (en) | Method for iterative hard-decision forward error correction decoding | |
WO2018141212A1 (en) | Information transmission method, decoding method and device | |
CN111597072B (en) | Error control coding ECC system and memory device including the same | |
CN109150383B (en) | Polar code encoding method and device | |
KR102289928B1 (en) | Data processing method and device | |
US8612842B2 (en) | Apparatus for generating a checksum | |
CN109644006B (en) | Apparatus and method for encoding data and decoding data | |
US20200052719A1 (en) | Communication method and apparatus using polar codes | |
US9960788B2 (en) | Memory controller, semiconductor memory device, and control method for semiconductor memory device | |
US20030188248A1 (en) | Apparatus for iterative hard-decision forward error correction decoding | |
CN114337686A (en) | Method and device for coding and decoding polarization code and information transmission system | |
CN107306140A (en) | A kind of GEL codeword structures coding and method, device and the relevant device of decoding | |
EP3737013B1 (en) | Encoding method, decoding method and device | |
CN107733441B (en) | Coding method and device, decoding method and device | |
US20170288697A1 (en) | Ldpc shuffle decoder with initialization circuit comprising ordered set memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right |