KR20080079870A - Semiconductor memory device sharing data bus line and data transfer method of the same - Google Patents

Semiconductor memory device sharing data bus line and data transfer method of the same Download PDF

Info

Publication number
KR20080079870A
KR20080079870A KR1020070020435A KR20070020435A KR20080079870A KR 20080079870 A KR20080079870 A KR 20080079870A KR 1020070020435 A KR1020070020435 A KR 1020070020435A KR 20070020435 A KR20070020435 A KR 20070020435A KR 20080079870 A KR20080079870 A KR 20080079870A
Authority
KR
South Korea
Prior art keywords
line
bank
output
bit line
data
Prior art date
Application number
KR1020070020435A
Other languages
Korean (ko)
Inventor
신보현
Original Assignee
램스웨이 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 램스웨이 주식회사 filed Critical 램스웨이 주식회사
Priority to KR1020070020435A priority Critical patent/KR20080079870A/en
Publication of KR20080079870A publication Critical patent/KR20080079870A/en

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408—Address circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/18—Bit line organisation; Bit line lay-out
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)

Abstract

A semiconductor memory device sharing a data bus line and a data input/output method thereof are provided to reduce chip size and data input/output time by simplifying the structure of a data bus sharing the whole bank of a multiple bank array structure. According to a semiconductor memory device including a plurality of banks(110,120) including a plurality of memory cell arrays, a global input/output line is shared by the plurality of banks. A plurality of connection parts(131-146) are connected to a bit line of each memory cell, and connect the bit line to the global input/output line by an enabled bank classification signal and a column selection line signal. The connection part includes a bit line sense amplifier, a column selection switch and a bank classification switch. The bit line sense amplifier amplifies data of the memory cell. The column selection switch connects the bit line sense amplifier and the global input/output line. The bank classification switch connects the bit line sense amplifier and the column selection switch.

Description

Semiconductor memory device sharing data bus line and data transfer method of the same

1 is a diagram illustrating a structure of a conventional multi-bank array DRAM;

2 is a waveform diagram provided to explain an operation of the DRAM of FIG. 1;

3 is a diagram illustrating a structure of a semiconductor memory device according to an embodiment of the present invention;

4 is a block diagram of a connection unit included in the semiconductor memory device of FIG. 3.

5 is a waveform diagram provided to explain an operation of the semiconductor memory device of FIG. 3.

The present invention provides an interleave operation while reducing the data input / output time by reducing the chip size by simplifying the structure of a data bus sharing the entire bank of a multi-bank array structure. The present invention relates to a semiconductor memory device and a data input / output method thereof to prevent the occurrence of an error.

Cells, which are data storage devices of DRAMs, are configured in units of the concept of banks to improve data transfer rates, and one bank includes an array DRAM cell block each including a plurality of cells. Cell Block).

Referring to FIG. 1, a bit line sense amplifier BL S / A controlling data input / output to each block is connected to a global input / output line GIO line through a local input / output line LIO line. Global input / output lines (GIO Lines) are included in the bank. It is shared by all blocks.

The global I / O line (GIO Line) is connected to the data I / O line (DIO Line) sharing all banks through the write drive (WD DRV) and the data sense amplifier circuit (IO Sense AMP) (IOSA). The lines are connected to a corresponding Data In / Output Pad (DQ Pad).

Accordingly, data input / output of a plurality of array cell blocks belonging to a specific bank is performed through one global input / output line (GIO Line) via a local input / output line (LIO Line). In such a conventional structure, when a Write or Read command, which is a CAS (Column Address Strobe) Active command, is applied, a column select line signal CSL for selecting the corresponding bit line is selected. Column Select Line) is formed for each bank.

Referring to FIG. 2, a process of reading data of the A bank according to an interleave method will be described.

The word line (not shown) of bank A is activated first by the row address strobe (RAS) active command of bank A, and the word line of bank B is activated by the ras active command of bank B. The read command, which is a cas active command of bank A, is applied. When the word line of each bank is activated, data of all the memory cells connected to the bank is transferred to the corresponding bit line, thereby performing charge sharing.

When a column select line signal CSL, which is only involved in the operation of the bank A, is generated according to a cas active command for a read operation, the cell data contained in the bit line is used to generate a local input / output line (LIO Line). It is then delivered to the global I / O line. The data of the global input / output line (GIO Line) is amplified by the data sense amplifier circuit unit (IOSA) and finally transferred to the data input / output line (DIO Line) and output through each data input / output pad (DQ PAD).

In view of the above process, in a DRAM of a conventional bank array cell block structure, a data input / output line (DIO line) sharing input / output data of all banks in order to connect a global input / output line (GIO Line) to a corresponding data input / output pad (DQ Pad). This is necessary.

SUMMARY OF THE INVENTION An object of the present invention is to provide a semiconductor memory device capable of reducing chip size and reducing data input / output time by simplifying a structure of a data bus sharing an entire bank of a multiple bank array structure. The data input / output method is provided.

Furthermore, another object of the present invention is to provide a semiconductor memory device and a data input / output method having a structure and a control method in which an error of an interleave operation does not occur by simplifying a structure of a data bus sharing an entire bank. In providing.

In order to achieve the above object, according to the present invention, a semiconductor memory device including a plurality of banks each including a plurality of memory cell arrays is a global input / output shared by the plurality of banks. And a plurality of connections connected to the bit lines of the memory cells and connecting the bit lines to the global input / output lines by an activated bank classification signal and a column selection line signal.

Here, the connection unit includes a bit line sense amplifier, a column selection switch, and a bank division switch.

The bit line sense amplifier amplifies data of the memory cell output according to a row address strobe (RAS) active command to the bit line, and the column selection switch is activated after the bank division signal is activated. The bit line sense amplifier is connected to the global input / output line by operating by a selection line signal. The bank division switch operates according to the bank division signal activated by a CAS (Column Address Strobe) active command and deactivated after a burst length, thereby connecting the bit line sense amplifier and the column selection switch. do.

According to another embodiment of the present disclosure, a data input / output method of a semiconductor memory device in which a plurality of banks each including a plurality of memory cell arrays share the same global input / output line may include: Amplifying the cell data output according to a row address strobe (RAS) active command to a bit line of a cell; connecting the bit line to the global input / output line by an activated bank division signal and a column selection line signal; And performing input / output of data through the connected bit line and the global input / output line.

Hereinafter, the present invention will be described in detail with reference to the drawings.

3 is a diagram illustrating a structure of a semiconductor memory device according to an embodiment of the present invention.

Referring to FIG. 3, the semiconductor memory device 300 of the present invention includes a plurality of banks including a plurality of memory cell arrays.

3 includes two banks, first and second banks 110 and 120, and the first bank 110 includes a first-first block 111 and a first-second block 113. The second bank 120 is an example that includes a 2-1 block 121 and a 2-2 block 123. 3 shows a 2x2 block, but the number of bank arrays and blocks is unlimited.

Each memory cell in a block has a word line (WL) activated by a row address strobe (RAS) active command and a bank division signal (activated by a column address strobe (CAS) active command). CSLSEL) and a column select line signal (CSL: Column Select Line).

One pair of bit lines BL connected to memory cells (not shown) included in each of the blocks 111 to 123 are connected to the local input / output line LIO LINE through the connection units 131 to 146. The configuration of the connection parts 131 to 146 will be described again with reference to FIG. 4 below.

Local I / O lines (LIO LINEs) of several blocks included in different banks are connected to a common global I / O line (GIO Line) formed across each bank. For example, local input / output lines (LIO LINEs) of the first-first block 111 and the second-first block 121 are connected to a common global input / output line (GIO Line). Here, since the global input / output line (GIO Line) can be distinguished from the conventional global input / output lines in structure and function, it is natural that other names (eg, data lines) can be used.

Thus, each global input / output line (GIO Line) is shared to all banks. The global input / output line (GIO Line) is connected to the data input / output pad (DQ PAD) via a write drive (WD DRV) and a data sense amplifier circuit (IO Sense AMP) (IOSA).

The present invention does not include a conventional data input / output line (DIO Line), and the global input / output line (GIO Line) shares the entire bank in place of the data input / output line (DIO Line). Unlike conventional global input / output lines formed along blocks included in one bank, the global input / output line (GIO Line) of the present invention is formed across each bank to share the entire bank.

3 illustrates a switching element for connecting a local input / output line (LIO LINE) and a global input / output line (GIO Line), but the semiconductor memory device 300 of the present invention is similar to the conventional memory device. Basic switch elements required for the connection or other low decoder and column decoder may be included.

Hereinafter, the configuration of the connection parts 131 to 146 will be described with reference to FIG. 4.

FIG. 4 is a block diagram of a connector included in the semiconductor memory device of FIG. 3, and is illustrated with reference to the first connector 133 and the second connector 135 of the semiconductor memory device 300 of FIG. 3.

Referring to FIG. 4, the first connection unit 133 may include a first bank division switch 403 and a column select line signal operated by the first bit line sense amplifier 401, the first bank division signal CSLSEL 1. And a first column select switch 405 operated by CSL 0). The second connection unit 135 is operated by the second bit line sense amplifier 411, the second bank division switch 413 operated by the second bank division signal CSLSEL 2, and the column select line signal CSL 0. And a second column select switch 415.

The switching elements 403 and 413 operated by the bank division signal CSLSEL, like the switching elements 405 and 415 operated by the column select line signal CSL, are n-channel metal-oxide semiconductors. Transistors are preferred.

Here, the bank division signal CSLSEL may be activated after the CAS active command and then deactivated after a clock corresponding to the burst length of the corresponding memory device. For example, when the burst length is 2, the bank division signal CSLSEL is deactivated after 2 clocks after being activated by the CAS active command. The bank division signal CSLSEL is classified and output for each bank.

The column select line signal CSL is activated by a cas active command, and is formed across the plurality of banks, the first and second banks 110 and 120, and shared by the same columns of each bank. Preferably, the column select line signal CSL is activated after a predetermined time elapses after the bank division signal CSLSEL is activated.

The first connector 133 is connected to a memory cell of the first bank 110 via a first bit line BL1 and is connected to a common global I / O line via a local input / output line (LIO LINE). .

The second connector 135 is connected to the memory cells of the second bank 120 via the second bit line BL2 and is connected to the common global input / output line GIO LINE via the local input / output line LIO LINE. . Referring to FIG. 4, it can be seen that a common global input / output line (GIO LINE) is shared by all banks.

Hereinafter, referring to FIG. 4, a basic operation of the semiconductor memory device 300 of the present invention may be performed by reading data of an arbitrary memory cell included in the first-first block 111 of the first bank 110. Explain.

All memories connected to the first word line WL 1 when the first word line WL 1 of the first bank 110 is activated by a row address strobe (RAS) active command of the first bank 110. Charge sharing is performed between the cells and the bit lines connected to the corresponding memory cells. Accordingly, data of the memory cell is transferred to the first bit line BL1.

The bit line sense amplifier 401 of the first connector 133 amplifies the signal carried on the first bit line BL1 by charge sharing to restore the value stored in the corresponding memory cell.

Subsequently, when a read command, which is a cas active command related to a column of a corresponding memory cell, is applied, a first bank division signal CSLSEL 1 for specifying only the first bank 110 is first connected. It is applied to the bank division switch 403 of 133. Thereafter, a column select line signal CSL 0 that does not divide a bank is applied to the first column select switch 405 of the first connector 133. Accordingly, only the first bit line BL1 of the first bank 133 is connected to the local input / output line LIO LINE.

Accordingly, the cell data loaded on the first bit line BL1 is transferred to the global input / output line GIO Line via the local input / output line LIO line. Data of the global input / output line (GIO Line) is amplified by the data sense amplifier circuit unit (IOSA) and then output through each data input / output pad (DQ PAD).

In this process, even if the second column select switch 415 is operated by the column select line signal CSL 0, the second bank division switch 413 does not operate, and thus, the second bit line of the second bank 120 ( BL2) is not connected to the global input / output line (GIO LINE).

Furthermore, after the activation of the first word line WL 1 by the interleaving operation, the second word line WL 2 of the second bank 120 is activated by the last active command for the second bank 120. Even if the column selection line signal CSL 0 for the first bank is applied while charge sharing is performed between the memory cell of the second bank 120 and the second bit line BL2, the second bank Since the division signal CSLSEL 2 is not applied, the second bit line BL2 of the second bank 120 is not connected to the global input / output line GIO LINE. Therefore, the charge sharing on the second bit line BL2 is not distorted.

FIG. 5 is a waveform diagram provided to explain an operation of the semiconductor memory device of FIG. 3, in which an interleave operation is performed to improve data rate. Hereinafter, a process of writing data to arbitrary memory cells included in the first bank 110 and the second bank 120 will be described with reference to FIGS. 4 and 5. 5 is a case where the burst length is two.

The Lars active command is sequentially applied to the first bank 110 and the second bank 120, and accordingly, the second word of the first word line WL 1 and the second bank 120 of the first bank 110 is sequentially applied. The word line WL 2 is sequentially activated to a logic 'high'. As the word line is activated, charge sharing is performed between the memory cells of the first bank 110 and the second bank 120 and the first and second bit lines BL1 and BL2. The first and second bit line sense amplifiers 401 and 411 of the first and second connectors 133 and 135 amplify the signals carried on the corresponding bit lines BL1 and BL2 by charge sharing.

If a write command, which is a cas active command of the first bank 110, is applied while the charge sharing of the second bank 120 is performed, firstly, only the first bank 110 is specified. The signal CSLSEL 1 is applied to the first bank division switch 403 of the first connector 133. Thereafter, a column select line signal CSL 0 that does not divide a bank is applied to the first column select switch 405 of the first connector 133. Accordingly, only the first bit line BL1 of the first bank 110 is connected to the local input / output line LIO LINE.

Accordingly, data loaded on the global input / output line (GIO Line) is loaded on the first bit line BL1 via the local input / output line (LIO Line) and written to the memory cell. After that, the bit lines of the columns sequentially selected by the column selection signal CSL 1 are connected to the local input / output line (LIO LINE), and the data contained in the global input / output line (GIO Line) is the corresponding local input / output line (LIO Line). Is written to the memory cell via the corresponding bit line.

The first bank division signal CSLSEL 1 is deactivated again after two clocks to which the column selection signals CSL 1 and CSL 2 are input. Accordingly, even when the column select signal CSL 0 is applied while the charge sharing of the second bank 120 is performed, as in the point A of FIG. 5, the second bit line BL2 of the second bank 120 is the local input / output line LIO. Line), and the charge sharing of the second bit line BL2 and the data amplification by the second bit line sense amplifier 411 are not distorted.

Subsequently, when a write command, which is a CAS active command for the second bank 120, is applied, the second bank division signal CSLSEL 2 for specifying the second bank 120 is connected to the second connection unit ( To the second bank segment switch 413 of < RTI ID = 0.0 > 135. < / RTI > Thereafter, a column select line signal CSL 0 that does not divide a bank is applied to the second column select switch 415 of the second connector 135. Accordingly, data loaded on the global input / output line (GIO Line) is loaded on the second bit line BL2 via the local input / output line (LIO Line) and written to the memory cell.

Subsequently, the operation of the column select line signal CSL 1 for the second bank 120 is performed in the same process.

Even when the second bank division signal CSLSEL 2 and the column select line signal CSL 0 are applied to the second bank 120 as shown in view B of FIG. 5, the first bank 110 may be applied to the first bank 110. Since the bank division signal CSLSEL 1 is inactive, the first bank division switch 403 and the first column selection switch 405 operate so that data loaded on the global input / output line (GIO Line) is stored in the local input / output line (LIO Line). ) Is not loaded onto the first bit line BL1 and written to the corresponding memory cell.

The invention can be implemented in methods, devices and systems. In addition, when the present invention is implemented in computer software, the components of the present invention may be replaced with code segments necessary for performing necessary operations. The program or code segment may be stored in a medium that can be processed by a microprocessor and transmitted as computer data coupled with carrier waves via a transmission medium or communication network.

The media that can be processed by the microprocessor include electronic circuits, semiconductor memory devices, ROMs, flash memory, electrically erasable programmable read-only memory (EEPROM), floppy disks, optical disks, and hard disks. (Hard) Includes the ability to transmit and store information such as disks, fiber optics, wireless networks, and the like. Computer data also includes data that can be transmitted over electrical network channels, optical fibers, electromagnetic fields, wireless networks, and the like.

In addition, although the preferred embodiment of the present invention has been shown and described above, the present invention is not limited to the above-described specific embodiment, the technical field to which the invention belongs without departing from the spirit of the invention claimed in the claims. Of course, various modifications can be made by those skilled in the art, and these modifications should not be individually understood from the technical spirit or the prospect of the present invention.

As described in detail above, the semiconductor memory device according to the present invention has a structure in which all banks share the same global input / output line (GIO LINE) in a multiple bank array structure.

This eliminates the need for a conventional data input / output line (DIO Line), thereby simplifying the structure of the data line and reducing the size of the chip. In addition, the overall data I / O time due to the load of the existing DIO line is improved.

In addition, the memory device of the present invention has a column address strobe (CAS) active command in a state in which word lines of several banks are activated by a row address strobe (RAS) active command over several banks. Even though the column select line signal CSL is generated regardless of the bank, the casing command is performed on the desired bank by the bank division signal CSLSEL. Therefore, no error occurs in the interleave operation. For example, the bank division signal is activated only in a specific period, thereby preventing data for another cell from being written to another cell sharing the same column select line (CSL) by a cas command.

Claims (4)

A semiconductor memory device including a plurality of banks each including a plurality of memory cell arrays. A global input / output line shared by the plurality of banks; And And a plurality of connection parts connected to the bit lines of each memory cell and connecting the bit lines to the global input / output lines by activated bank division signals and column selection line signals. According to claim 1, The connecting portion, A bit line sense amplifier configured to amplify data of the memory cell output to the bit line according to a row address strobe (RAS) active command; A column select switch configured to connect the bit line sense amplifier and the global input / output line by operating the column select line signal activated after the bank division signal is activated; And And a bank division switch that is connected to the bit line sense amplifier and the column selection switch by operating according to the bank division signal activated by a CAS (Column Address Strobe) active command and deactivated after a burst length. A semiconductor memory device, characterized in that. A data input / output method of a semiconductor memory device in which a plurality of banks each including a plurality of memory cell arrays share the same global input / output line, Amplifying the cell data output according to a row address strobe (RAS) active command to the bit lines of each memory cell; Coupling the bit line to the global input / output line by an activated bank division signal and a column select line signal; And And inputting and outputting data through the connected bit line and the global input / output line. The method of claim 3, wherein The bank delimiter signal is activated by a cas active command and deactivated after a burst length, And the column select line signal is activated after the bank division signal is activated.
KR1020070020435A 2007-02-28 2007-02-28 Semiconductor memory device sharing data bus line and data transfer method of the same KR20080079870A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020070020435A KR20080079870A (en) 2007-02-28 2007-02-28 Semiconductor memory device sharing data bus line and data transfer method of the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020070020435A KR20080079870A (en) 2007-02-28 2007-02-28 Semiconductor memory device sharing data bus line and data transfer method of the same

Publications (1)

Publication Number Publication Date
KR20080079870A true KR20080079870A (en) 2008-09-02

Family

ID=40020642

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020070020435A KR20080079870A (en) 2007-02-28 2007-02-28 Semiconductor memory device sharing data bus line and data transfer method of the same

Country Status (1)

Country Link
KR (1) KR20080079870A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021252873A1 (en) * 2020-06-11 2021-12-16 Tektronix, Inc. System and method for separation and classification of signals using cyclic loop images

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021252873A1 (en) * 2020-06-11 2021-12-16 Tektronix, Inc. System and method for separation and classification of signals using cyclic loop images

Similar Documents

Publication Publication Date Title
JP2003178580A (en) Semiconductor memory device and memory system using the same
US7499367B2 (en) Semiconductor memory device having stacked bank structure
US9530459B2 (en) Semiconductor memory device including a repeater circuit on main data lines
US7952943B2 (en) Semiconductor memory device having low power consumption type column decoder and read operation method thereof
US7366052B2 (en) Memory device, memory system and method of inputting/outputting data into/from the same
US20160005453A1 (en) Semiconductor device
US6067270A (en) Multi-bank memory devices having improved data transfer capability and methods of operating same
KR20160074920A (en) Memory device
EP1316967A1 (en) Test of a semiconductor memory device comprising twin-cells each for storing a bit in ordinary and in inverted form
CN110197686B (en) Semiconductor memory device with a plurality of memory cells
KR20060046850A (en) Semiconductor memory apparatus
KR20080079870A (en) Semiconductor memory device sharing data bus line and data transfer method of the same
US6937537B2 (en) Semiconductor memory with address decoding unit, and address loading method
US11468924B2 (en) Memory devices operating at high speed and memory systems with the memory devices operating at high speed
CN103177751A (en) Memory array structure
JP2013041657A (en) Random access memory controller having common column multiplexer and sense amplifier hardware
US7924595B2 (en) High-density semiconductor device
KR20070035938A (en) Semiconductor memory device
US9396773B2 (en) Semiconductor device
JP2007095266A (en) Semiconductor memory device
KR101601366B1 (en) Semiconductor memory device
CN107767908B (en) Semiconductor memory device with a plurality of memory cells
KR20040029536A (en) Memory device having high bus efficiency of network and the operation method thereof and memory system including the same
US20210043236A1 (en) Semiconductor devices
JP2006012376A (en) Dual access dram, integrated circuit memory, and method for operation integrated circuit memory having plurality of dram sub-arrays

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E90F Notification of reason for final refusal
E601 Decision to refuse application