KR20020016314A - The method of checking and removing residues in a contact-hole - Google Patents
The method of checking and removing residues in a contact-hole Download PDFInfo
- Publication number
- KR20020016314A KR20020016314A KR1020000049578A KR20000049578A KR20020016314A KR 20020016314 A KR20020016314 A KR 20020016314A KR 1020000049578 A KR1020000049578 A KR 1020000049578A KR 20000049578 A KR20000049578 A KR 20000049578A KR 20020016314 A KR20020016314 A KR 20020016314A
- Authority
- KR
- South Korea
- Prior art keywords
- contact hole
- wafer
- inspection
- plasma
- contact
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N21/00—Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
- G01N21/84—Systems specially adapted for particular applications
- G01N21/88—Investigating the presence of flaws or contamination
- G01N21/95—Investigating the presence of flaws or contamination characterised by the material or shape of the object to be examined
- G01N21/9501—Semiconductor wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/0206—Cleaning during device manufacture during, before or after processing of insulating layers
- H01L21/02063—Cleaning during device manufacture during, before or after processing of insulating layers the processing being the formation of vias or contact holes
Landscapes
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Immunology (AREA)
- Health & Medical Sciences (AREA)
- Biochemistry (AREA)
- General Health & Medical Sciences (AREA)
- Chemical & Material Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Pathology (AREA)
- Analytical Chemistry (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
본 발명은 반도체소자의 제조공정에 관한 것으로, 자세하게는 콘택홀이 형성되어 있는 웨이퍼를 절단하지 않고도 식각된 콘택홀 내부의 잔류물제거와 검사를실시하여 식각공정의 정확성을 기함으로써 완성될 반도체소자의 특성을 개선하기 위한, 콘택홀 검사 및 잔류물제거 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a manufacturing process of a semiconductor device. In detail, a semiconductor device to be completed by performing residue removal and inspection of an inside of an etched contact hole without cutting the wafer on which the contact hole is formed to ensure accuracy of the etching process In order to improve the properties of the contact hole inspection and residue removal method.
반도체소자의 금속 매립공정의 콘택은 소정패턴으로 노광한 다음 식각공정을 실시하여 콘택홀을 형성하고, 형성된 콘택홀을 금속으로 매립하는 과정으로 진행되는데, 이 과정에서 형성된 콘택홀을 검사하는 단계가 포함된다.The contact of the metal filling process of the semiconductor device is exposed to a predetermined pattern and then etched to form a contact hole, and the formed contact hole is filled with a metal. In this process, the contact hole formed is inspected. Included.
일례로 종래 0.18㎛ 폭의 기술에서 리소(litho) 공정의 콘택공정은, 레지스트를 도포한 다음 노광후에 콘택 형성부위의 층간절연막 및 게이트막 등을 식각하여 콘택홀을 형성한다. 이후 웨이퍼의 소정 부위를 절단한 다음, 절단된 부위를 전자현미경으로 관찰함으로써 콘택홀의 형성 및 식각상태를 검사한다.For example, in the conventional 0.18 mu m wide contact process of the litho process, a contact hole is formed by applying a resist and then etching the interlayer insulating film and the gate film on the contact forming portion after exposure. Thereafter, a predetermined portion of the wafer is cut, and then the formation of the contact hole and the etching state are examined by observing the cut portion with an electron microscope.
도 1은 종래의 방법으로 식각된 콘택홀을 검사하기 위해 절단한 웨이퍼의 단면도이다.1 is a cross-sectional view of a wafer cut to inspect contact holes etched by a conventional method.
도 1에 도시한 바와 같이, 식각된 콘택홀을 검사해 보면 그 내부에 잔류물이 남아있는 것을 알 수 있다. 이와 같이, 형성된 콘택홀을 검사하는 과정이 수반되지 않으면, 콘택홀 내부에 잔류물이 남아서 추후 공정시 전도성물질을 매립하여 콘택홀을 형성하더라도 양호한 특성을 갖는 반도체소자를 제작할 수 없으며, 따라서 콘택홀의 검사과정은 양호한 콘택을 형성하고 반도체소자의 특성을 개선하기 위해 필요한 과정이라 할 수 있다.As shown in Figure 1, by examining the etched contact hole it can be seen that the residue remains inside. As such, if the process of inspecting the formed contact hole is not accompanied, a residue remains inside the contact hole, and thus a semiconductor device having good characteristics cannot be manufactured even if a contact hole is formed by filling a conductive material in a subsequent process, and thus, the contact hole The inspection process is a process necessary for forming good contacts and improving the characteristics of the semiconductor device.
그러나, 전술한 종래의 콘택홀 검사과정은 반도체제조공정 도중 웨이퍼를 절단해야 하는 문제점이 있다. 이것은 불필요하게 웨이퍼를 낭비하고, 시간을 손실하며, 원할한 공정을 진행하는 데 큰 장애가 된다. 더욱이 반도체 제조공정에 이상이 발생함으로써 공정조건에 변화가 생겨 식각후 확인 및 검사가 수행되어야 하는 경우에는 공정진행과 생산량에 큰 차질을 초래한다.However, the conventional contact hole inspection process described above has a problem in that the wafer is cut during the semiconductor manufacturing process. This unnecessarily wastes the wafer, loses time and is a major obstacle to the smooth process. In addition, when the semiconductor manufacturing process is abnormal, the process conditions change, and when the etching and the inspection and inspection are to be performed, it causes a big step in the process and the yield.
따라서 전술한 문제점을 해결하기 위한 본 발명의 목적은, 소정의 검사장치를 이용하여 웨이퍼를 절단하지 않고도 식각된 콘택홀 내부의 잔류물 제거와 검사를 실시하여 식각공정의 정확성을 기함으로써 반도체소자의 특성을 개선하기 위한, 콘택홀 검사 및 잔류물제거 방법을 제공하는 데 있다.Accordingly, an object of the present invention for solving the above problems is to remove the residue and inspect the inside of the etched contact hole without cutting the wafer using a predetermined inspection device to ensure the accuracy of the etching process of the semiconductor device To improve the properties, to provide a contact hole inspection and residue removal method.
도 1은 종래의 방법으로 식각된 콘택홀을 검사하기 위해 절단한 웨이퍼의 단면도.1 is a cross-sectional view of a wafer cut to inspect contact holes etched by a conventional method.
도 2는 본 발명의 일실시예에 따른 콘택홀 검사에 이용되는 FT-IR 검사기를 나타낸 도면.2 is a view showing an FT-IR inspector used for contact hole inspection according to an embodiment of the present invention.
도 3은 본 발명의 일실시예에서 플라즈마처리 횟수에 따라 반사 적외선의 피크치 측정결과를 나타낸 도면.3 is a view showing a result of measuring the peak value of the reflected infrared rays according to the number of plasma treatment in one embodiment of the present invention.
< 도면의 주요 부분에 대한 부호의 설명 ><Description of Symbols for Main Parts of Drawings>
21 : 검사장치 22 : 웨이퍼21: inspection device 22: wafer
23 : 적외선발생기 24 : 편광기23: infrared generator 24: polarizer
25 : 검출기25: detector
본 발명에 따른 콘택홀 검사 및 잔류물제거 방법은, 반도체소자의 콘택홀이 형성된 웨이퍼에 있어서,The contact hole inspection and residue removal method according to the present invention is a wafer in which a contact hole of a semiconductor device is formed,
상기 형성된 콘택홀 내부의 잔류물이 제거되도록 상기 웨이퍼를 플라즈마로 처리하는 제1단계 및, 상기 플라즈마 처리된 상기 웨이퍼에 소정의 빛을 투사하고 이로부터 반사된 빛에 대한 신호치를 검출하여 도식화하는 제2단계를 포함한다.A first step of treating the wafer with plasma to remove residues in the formed contact holes, and projecting a predetermined light onto the plasma-treated wafer and detecting and plotting signal values for light reflected therefrom. Includes two steps.
이하 도면들을 참조하여 본 발명의 바람직한 실시예를 자세히 설명한다.Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings.
도 2는 본 발명의 일실시예에 따른 콘택홀 검사에 이용되는 FT-IR 검사기를 도시한 것이다.2 illustrates an FT-IR inspector used for contact hole inspection according to an embodiment of the present invention.
통상 FT-IR(Fourier Transform - InfraRed) 검사기에서는 적외선을 이용하여 분석하고자 하는 시료를 얇은 막형태로 만든 후, 적외선을 통과시켜 맞은 편 검출기(detecter)에서 검출된 신호를 그래프상에 그려 봄으로써, 시료의 성분을 검사한다.In the FT-IR (Fourier Transform-InfraRed) tester, the sample to be analyzed is formed into a thin film using infrared rays, and then the infrared rays are passed through to draw a signal detected by the opposite detector on a graph. Examine the components of the sample.
그러나 본 실시예에서는 콘택홀의 잔류물에 적외선을 통과시켜서 신호를 검출할 수는 없으므로, 일단 웨이퍼에 적외선을 투사한 다음, 반사된 적외선에 대한 신호를 검출기에서 검출하여 피크치를 분석함으로써 잔류물의 존재를 확인한다.In this embodiment, however, the signal cannot be detected by passing infrared rays through the residue of the contact hole. Therefore, once the infrared rays are projected onto the wafer, the signal for the reflected infrared rays is detected by the detector to analyze the peak value to detect the presence of the residue. Check it.
본 실시예에서는 먼저 로트(LOT)단위로 진행되는 반도체제조공정에서, 1개의 로트에서 웨이퍼 2장을 꺼내어 1장은 그대로 두고 나머지 1장의 웨이퍼를 짧은 시간, 즉 약 5분 정도 플라즈마로 처리한다.In this embodiment, first, in a semiconductor manufacturing process that proceeds in a lot unit, two wafers are taken out of one lot, and one wafer is left as it is, and the remaining one wafer is treated with plasma for a short time, that is, about 5 minutes.
이 후 도시한 바와 같이, 먼저 검사장치(21) 내부의 검사대에 플라즈마로 처리된 웨이퍼(22)를 장착한다. 이후 적외선발생기(23)에서 방출된 적외선을 편광기(24)를 통해 웨이퍼(22)에 투사시키고, 이 웨이퍼(22)에서 반사된 적외선을 검출기(25)에서 검출하여 적외선 신호에 대한 피크치를 그래프로 그려 준다.Thereafter, as shown in the drawing, the wafer 22 treated with plasma is first mounted on an inspection table inside the inspection apparatus 21. Afterwards, the infrared rays emitted from the infrared generator 23 are projected onto the wafer 22 through the polarizer 24, and the infrared rays reflected from the wafer 22 are detected by the detector 25 to graph the peak value of the infrared signal. Draw it.
도 3은 본 실시예에서 플라즈마처리 횟수에 따라 반사 적외선의 피크치 측정결과를 나타낸 도면이다. 본 도 3에서는 3회의 플라즈마 처리 후 적외선 피크치의 측정결과를 나타낸 것으로서, 가로축은 주파수를 세로축은 반사 적외선의 피크치를 나타낸다.3 is a view showing a result of measuring the peak value of the reflected infrared rays according to the number of plasma treatment in this embodiment. In FIG. 3, the measurement results of the infrared peak values after three plasma treatments are shown. The horizontal axis represents frequency and the vertical axis represents peak value of reflected infrared light.
도 3에 도시한 바와 같이, 본 발명에서는 식각된 콘택홀에 플라즈마처리의 횟수를 증가시키면서 콘택홀 내부의 변화과정을 살펴 보면, 플라즈마 처리횟수를 증가시킬수록 잔류물이 줄어듦을 알 수 있다. 이 후 소정횟수만큼 플라즈마 처리를 수행한 다음 그 횟수가 증가되더라도 내부 상태의 변화가 적으면, 소정의 시점에서 플라즈마처리를 중지하고 다음 공정을 진행한다.As shown in FIG. 3, in the present invention, when the number of plasma treatments is increased in an etched contact hole, a change in the contact hole may be observed. As the number of plasma treatments increases, residues decrease. Thereafter, the plasma processing is performed a predetermined number of times, and if the internal state is less, even if the number is increased, the plasma processing is stopped at a predetermined time and the next process is performed.
따라서 전술한 바와 같이, 본 발명은 웨이퍼를 절단하지 않고도 콘택홀 내부의 검사 및 잔류물제거를 효과적으로 수행한다.Therefore, as described above, the present invention effectively performs inspection and residue removal inside the contact hole without cutting the wafer.
전술한 바와 같이, 본 발명은 웨이퍼를 절단하지 않고도 콘택홀 내 잔류물 제거와 검사를 실시하여, 웨이퍼의 손실을 방지하고 공정의 장애를 제거함으로써, 반도체소자의 특성을 개선함은 물론 공정의 단순화를 기할 수 있는 효과가 있다.As described above, the present invention removes and inspects residues in the contact holes without cutting the wafer, thereby preventing the loss of the wafer and eliminating the process, thereby improving the characteristics of the semiconductor device and simplifying the process. There is an effect that can be.
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020000049578A KR20020016314A (en) | 2000-08-25 | 2000-08-25 | The method of checking and removing residues in a contact-hole |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020000049578A KR20020016314A (en) | 2000-08-25 | 2000-08-25 | The method of checking and removing residues in a contact-hole |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20020016314A true KR20020016314A (en) | 2002-03-04 |
Family
ID=19685174
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020000049578A KR20020016314A (en) | 2000-08-25 | 2000-08-25 | The method of checking and removing residues in a contact-hole |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20020016314A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100644532B1 (en) * | 2005-12-28 | 2006-11-10 | 동부일렉트로닉스 주식회사 | Manufacturing method of semiconductor device |
US9678020B2 (en) | 2014-07-28 | 2017-06-13 | Samsung Electronics Co., Ltd. | Apparatus and method for inspection of substrate defect |
-
2000
- 2000-08-25 KR KR1020000049578A patent/KR20020016314A/en not_active Application Discontinuation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100644532B1 (en) * | 2005-12-28 | 2006-11-10 | 동부일렉트로닉스 주식회사 | Manufacturing method of semiconductor device |
US9678020B2 (en) | 2014-07-28 | 2017-06-13 | Samsung Electronics Co., Ltd. | Apparatus and method for inspection of substrate defect |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4601295B2 (en) | How to monitor and inspect the manufacture of contact openings | |
CN114460432A (en) | Comprehensive analysis method for failure of silicon oxide layer of grid electrode of transistor manufactured by semiconductor wafer | |
JP2004022318A (en) | Transmission electron microscope and sample analysis method | |
CN109725246B (en) | Failure analysis method and system for integrated circuit | |
KR20020016314A (en) | The method of checking and removing residues in a contact-hole | |
US6963206B2 (en) | System and method of evaluating gate oxide integrity for semiconductor microchips | |
KR100217325B1 (en) | Fabricating process analyzing method for semiconductor device | |
RU2572290C1 (en) | Method for depackaging integrated microcircuits | |
US7016028B2 (en) | Method and apparatus for defect detection | |
KR20010071617A (en) | Process for mapping metal contaminant concentration on a silicon wafer surface | |
KR100931788B1 (en) | Compliance tester for cleaning parts for substrate cleaning equipment | |
JP4878709B2 (en) | Failure analysis method for semiconductor device | |
KR100591149B1 (en) | Method for examining the defect of gate oxide layer in semiconductor device | |
KR100817082B1 (en) | System for evaluating surface uniformity and method of evaluating the same | |
Song et al. | The inspection solutions and reduction of extreme tiny poly residue | |
KR19980040784A (en) | Semiconductor device analysis method using ion beam sputtering | |
JPH09321114A (en) | Manufacture of semiconductor element | |
EP1369682A2 (en) | A method for wafer level detection of integrity of a layer | |
KR100489994B1 (en) | A method for inspecting defects of semiconductor device | |
KR100576474B1 (en) | Method for detecting a fine defect of semiconductor device | |
JP3319744B2 (en) | How to measure the inner surface of the hall | |
KR20000004559A (en) | Reference value setting method of particle measuring apparatus of semiconductor devices | |
KR20040001531A (en) | Method for inspecting defect in plate wafer using laser marking process | |
JP3319745B2 (en) | Contact hole evaluation method | |
KR20090059237A (en) | Evaluating method of bulk defect in silicon wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |