KR200165011Y1 - Output buffer with low noise and high drive capability - Google Patents

Output buffer with low noise and high drive capability Download PDF

Info

Publication number
KR200165011Y1
KR200165011Y1 KR2019990001200U KR19990001200U KR200165011Y1 KR 200165011 Y1 KR200165011 Y1 KR 200165011Y1 KR 2019990001200 U KR2019990001200 U KR 2019990001200U KR 19990001200 U KR19990001200 U KR 19990001200U KR 200165011 Y1 KR200165011 Y1 KR 200165011Y1
Authority
KR
South Korea
Prior art keywords
output buffer
low noise
drive capability
high drive
capability
Prior art date
Application number
KR2019990001200U
Other languages
Korean (ko)
Inventor
Yuchang Lin
Original Assignee
Mosel Vitelic Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1019950035247A external-priority patent/KR960043524A/en
Application filed by Mosel Vitelic Inc filed Critical Mosel Vitelic Inc
Priority to KR2019990001200U priority Critical patent/KR200165011Y1/en
Application granted granted Critical
Publication of KR200165011Y1 publication Critical patent/KR200165011Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
KR2019990001200U 1995-05-23 1999-01-28 Output buffer with low noise and high drive capability KR200165011Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019990001200U KR200165011Y1 (en) 1995-05-23 1999-01-28 Output buffer with low noise and high drive capability

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US44736795A 1995-05-23 1995-05-23
KR1019950035247A KR960043524A (en) 1995-05-23 1995-10-13 Output buffering device
KR2019990001200U KR200165011Y1 (en) 1995-05-23 1999-01-28 Output buffer with low noise and high drive capability

Publications (1)

Publication Number Publication Date
KR200165011Y1 true KR200165011Y1 (en) 2000-03-15

Family

ID=27349232

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019990001200U KR200165011Y1 (en) 1995-05-23 1999-01-28 Output buffer with low noise and high drive capability

Country Status (1)

Country Link
KR (1) KR200165011Y1 (en)

Similar Documents

Publication Publication Date Title
GB9626914D0 (en) High-speed and low noise output buffer
EP0839409A4 (en) Low noise tri-state output buffer
EP0611161A3 (en) Soft wakeup output buffer.
EP0690430A3 (en) Single chip frame buffer and graphics accelerator
GB2340324B (en) Output buffer circuit achieving stable operation and cost reduction
GB2307589B (en) Optical disk drive and optical disk
GB2307011B (en) Improved engine and power output
AU5481198A (en) Output buffer circuit
GB2293640B (en) Turbocharger drive and planet bearing therefor
GB2301243B (en) Output buffer with low noise and high drive capability
AU5040896A (en) Benzonitriles and benzofluorides
HK1002788A1 (en) Disk drive including multi-stage environmental diffusion buffer
AU2453695A (en) Soft sword and soft rod
AU4219693A (en) Inter-task buffer and connections
AU3632895A (en) Controlled slew rate output buffer
GB9323348D0 (en) Transmission output amplifier
GB2292646B (en) Noise attenuation output buffer
AU1260797A (en) ASIC with selectable output drives
AU6689798A (en) High speed memory output circuitry and methods for implementing same
GB2291295B (en) Data output buffer
GB2293065B (en) Output buffer circuit having low noise characteristics
GB2306817B (en) Output buffer with low noise and high drive capability
KR200165011Y1 (en) Output buffer with low noise and high drive capability
GB2269959B (en) Sound output
IL124430A0 (en) An envelope and an envelope construction

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20091120

Year of fee payment: 11

EXPY Expiration of term