KR20010038944A - Plasma etching apparatus - Google Patents

Plasma etching apparatus Download PDF

Info

Publication number
KR20010038944A
KR20010038944A KR1019990047134A KR19990047134A KR20010038944A KR 20010038944 A KR20010038944 A KR 20010038944A KR 1019990047134 A KR1019990047134 A KR 1019990047134A KR 19990047134 A KR19990047134 A KR 19990047134A KR 20010038944 A KR20010038944 A KR 20010038944A
Authority
KR
South Korea
Prior art keywords
wafer
positive
power
plasma
negative
Prior art date
Application number
KR1019990047134A
Other languages
Korean (ko)
Other versions
KR100596769B1 (en
Inventor
윤종우
Original Assignee
박종섭
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 박종섭, 현대전자산업 주식회사 filed Critical 박종섭
Priority to KR1019990047134A priority Critical patent/KR100596769B1/en
Publication of KR20010038944A publication Critical patent/KR20010038944A/en
Application granted granted Critical
Publication of KR100596769B1 publication Critical patent/KR100596769B1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • H01J37/32174Circuits specially adapted for controlling the RF discharge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67063Apparatus for fluid treatment for etching
    • H01L21/67069Apparatus for fluid treatment for etching for drying etching

Abstract

PURPOSE: A plasma etcher is provided to prevent a wafer from being damaged by ions irradiated to the wafer, by varying and applying a positive power supply and a negative power supply to positive and negative electrodes, respectively. CONSTITUTION: A wafer(230) is mounted between a positive electrode and a negative electrode. The wafer is etched by using plasma generated by a high voltage. BC(blocking capacitor) provide RF power source of which direct current and a low frequency component are eliminated, to a switch(100). The switch makes a positive power supply and a negative power supply varied and supplied to respective electrodes.

Description

플라즈마 식각장치{PLASMA ETCHING APPARATUS}Plasma Etching Equipment {PLASMA ETCHING APPARATUS}

본 발명은 반도제 소자의 제조장치에 관한 것으로, 특히 플라즈마 식각시 챔버(chamber)에 인가되는 알에프(RF) 전원을 스위칭하여 챔버 내의 하부전극 및 상부전극에 양의 전원과 음의 전원을 가변하여 공급하는 플라즈마 식각장치에 관한 것이다.The present invention relates to an apparatus for manufacturing a semiconductor device, in particular, by switching the RF (RF) power applied to the chamber (chamber) during plasma etching to vary the positive and negative power to the lower electrode and the upper electrode in the chamber It relates to a plasma etching apparatus for supplying.

일반적으로 플라즈마 식각방법은 양의 전극 쪽에 웨이퍼를 장착하고 플라즈마와 주입된 가스에서 발생한 이온이 충돌에 의해 식각하는 RIE(Reactive Ion Etch)방식이 사용되고 있는데, 이 방식에 의한 종래 기술을 살펴본다.In general, a plasma etching method uses a reactive ion etching (RIE) method in which a wafer is mounted on a positive electrode side and ions generated from a plasma and an injected gas are etched by a collision.

도1은 종래 플라즈마 식각장치의 구조를 보인 개략도로서, 이에 도시된 바와 같이 알에프(RF) 전원을 입력받아 직류 및 저주파 성분을 제거하는 결합콘덴서(Blocking Capacitor)(BC)와; 상기 결합콘덴서(BC)로부터 입력된 알에프 전원에 의해 챔버(10) 내에 장착된 웨이퍼(13)에 플라즈마를 형성함과 아울러 식각하는 하부전극(11) 및 하부전극(12)으로 구성되며, 이와 같이 구성된 종래 장치의 동작을 설명한다.1 is a schematic view showing a structure of a conventional plasma etching apparatus, as shown therein, a blocking capacitor (BC) receiving a RF power and removing direct current and low frequency components; It is composed of a lower electrode 11 and a lower electrode 12 to form and etch plasma on the wafer 13 mounted in the chamber 10 by RF power input from the coupling capacitor BC. The operation of the configured conventional device will be described.

먼저, 식각할 웨이퍼(13)가 챔버(10) 내에 설치된 웨이퍼스테이지(도면 미도시)에 장착되면 가스분사판(도면 미도시)을 통하여 상기 챔버(10) 내에 가스가 공급된다.First, when the wafer 13 to be etched is mounted on a wafer stage (not shown) installed in the chamber 10, gas is supplied into the chamber 10 through a gas injection plate (not shown).

이때, 결합콘덴서(Blocking Capacitor)(BC)는 알에프(RF) 전원을 입력받아 직류 및 저주파 성분을 제거하여 상기 챔버(10)로 인가한다.In this case, a blocking capacitor BC receives RF power and removes DC and low frequency components and applies the same to the chamber 10.

그러면, 상기 챔버(10)의 상부에 설치된 상부전극(12)에는 음의 전원이 인가되고 상기 웨이퍼스테이지(도면 미도시)에 설치된 하부전극(11)에는 양의 전원이 인가되어 상기 챔버(10) 내에 플라즈마가 형성되며, 이때 이온과 전자의 무게 차이에 의해 쉬스(Sheath)라는 영역이 만들어지게 되고 플라즈마와 웨이퍼(13) 사이에는 전압차이(Self-DC)가 발생한다.Then, a negative power is applied to the upper electrode 12 installed above the chamber 10, and a positive power is applied to the lower electrode 11 installed on the wafer stage (not shown), thereby providing the chamber 10. Plasma is formed in this case, and a region called sheath is created by the difference in weight between ions and electrons, and a voltage difference (Self-DC) is generated between the plasma and the wafer 13.

이러한 전압차이(Self-DC)에 의해 이온은 웨이퍼(13)에 수직한 방향으로 입사하게 되며, 이것이 상기 웨이퍼(13) 표면을 때려 비등방성 식각이 이루어진다.Due to the voltage difference Self-DC, ions are incident in a direction perpendicular to the wafer 13, which hits the surface of the wafer 13 to perform anisotropic etching.

여기서, 하부전극(11)에 웨이퍼(13)를 장착한 후 음의 전원을 인가했을 경우처럼 플라즈마와 웨이퍼(13) 사이의 전압차이(Self-DC)가 작을 경우, 이온의 입사되는 힘이 약하게 되어 래디컬(Radical)이라는 활성된 입자에 의해 상기 웨이퍼(13) 표면이 등방성 식각된다.Here, when the voltage difference (Self-DC) between the plasma and the wafer 13 is small, as in the case where a negative power is applied after the wafer 13 is mounted on the lower electrode 11, the incident force of ions is weak. Thus, the surface of the wafer 13 is isotropically etched by activated particles called radicals.

상기에서와 같이 종래의 기술에 있어서 플라즈마 식각시에 양의 전극에 웨이퍼를 장착하고 식각할 경우 원하는 에칭율을 얻기 위해 알에프 전원을 높이면 높은 입사 에너지를 갖는 이온에 의해 웨이퍼 표면이 손실되고, 음의 전극에 웨이퍼를 장착하고 식각할 경우 이온에 의한 식각보다는 래디컬(Radical)이라는 활성화된 입자에 의해 등방성 식각이 이루어지는 문제점이 있었다.As described above, when the wafer is mounted on a positive electrode during plasma etching and etched, when the RF power is increased to obtain a desired etching rate, the wafer surface is lost by ions having a high incident energy and negative. When the wafer is mounted on the electrode and etched, there is a problem that isotropic etching is performed by activated particles called radicals rather than etching by ions.

따라서, 본 발명은 상기와 같은 종래의 문제점을 해결하기 위하여 창출한 것으로, 입력전원을 스위칭하여 하부전극 및 상부전극에 양의 전원과 음의 전원을 가변하여 인가하는 플라즈마 식각장치를 제공함에 그 목적이 있다.Accordingly, an object of the present invention is to provide a plasma etching apparatus, which is created to solve the conventional problems as described above, by varying and applying positive power and negative power to the lower electrode and the upper electrode by switching input power. There is this.

도1은 종래 플라즈마 식각장치의 구조를 보인 개략도.1 is a schematic view showing the structure of a conventional plasma etching apparatus.

도2는 본 발명 플라즈마 식각장치의 구조를 보인 개략도.Figure 2 is a schematic diagram showing the structure of the plasma etching apparatus of the present invention.

***도면의 주요 부분에 대한 부호의 설명****** Description of the symbols for the main parts of the drawings ***

100 : 스위치 200 : 챔버100: switch 200: chamber

210 : 하부전극 220 : 상부전극210: lower electrode 220: upper electrode

230 : 웨이퍼 BC : 결합콘덴서230: wafer BC: coupling capacitor

RF : 알에프 전원RF: RF Power

이와 같은 목적을 달성하기 위한 본 발명은 양의 전극과 음의 전극 사이에 웨이퍼를 장착한 후 고전압에 의해 발생하는 플라즈마를 이용하여 웨이퍼를 식각하는 장치에 있어서, 결합콘덴서를 통해 직류 및 저주파 성분이 제거된 알에프 전원을 입력받아 상기 각 전극에 양의 전원과 음의 전원이 가변하여 공급되도록 스위칭하는 스위치를 더 포함하여 구성한 것을 특징으로 한다.In order to achieve the above object, the present invention provides a device for etching a wafer using a plasma generated by a high voltage after mounting a wafer between a positive electrode and a negative electrode. Receiving the removed RF power is characterized in that it further comprises a switch for switching so that the positive power and the negative power is supplied to each electrode variable.

이하, 본 발명에 따른 일실시예를 첨부한 도면을 참조하여 상세히 설명하면 다음과 같다.Hereinafter, an embodiment according to the present invention will be described in detail with reference to the accompanying drawings.

도2는 본 발명 플라즈마 식각장치의 구조를 보인 개략도로서, 이에 도시한 바와 같이 알에프(RF) 전원을 입력받아 직류 및 저주파 성분을 제거하는 결합콘덴서 (Blocking Capacitor)(BC)와; 상기 결합콘덴서(BC)로부터 인가된 알에프(RF) 전원을 스위칭하는 스위치(100)와; 상기 스위치(100)를 통해 인가된 전원에 의해 챔버(200) 내에 장착된 웨이퍼(230)에 플라즈마를 형성하는 하부전극(210) 및 상부 전극(220)으로 구성하며, 이와 같이 구성한 본 발명에 따른 일실시예의 동작 및 작용을 상세히 설명한다.Figure 2 is a schematic diagram showing the structure of the plasma etching apparatus of the present invention, as shown therein is a coupling capacitor (BC) for receiving a DC (RF) power source to remove direct current and low frequency components; A switch (100) for switching RF power applied from the coupling capacitor (BC); According to the present invention configured as the lower electrode 210 and the upper electrode 220 to form a plasma on the wafer 230 mounted in the chamber 200 by the power applied through the switch 100, The operation and operation of one embodiment will be described in detail.

먼저, 식각할 웨이퍼(230)가 챔버(200) 내에 설치된 웨이퍼스테이지(도면 미도시)에 장착되면 가스분사판(도면 미도시)을 통하여 상기 챔버(200) 내에 가스가 공급된다.First, when the wafer 230 to be etched is mounted on a wafer stage (not shown) installed in the chamber 200, gas is supplied into the chamber 200 through a gas injection plate (not shown).

이때, 결합콘덴서(Blocking Capacitor)(BC)는 알에프(RF) 전원을 입력받아 직류 및 저주파 성분을 제거하여 스위치(100)로 인가하는데, 상기 스위치(100)는 최초에 접점a의 위치에 있으면서 챔버(200)의 상부에 설치된 상부전극(220)에는 음의 전원을 인가하고, 상기 웨이퍼스테이지(도면 미도시)에 설치된 하부전극(210)에는 양의 전원을 인가한다.At this time, the blocking capacitor BC receives RF power and removes direct current and low frequency components and applies the switch 100 to the switch 100. The switch 100 is initially located at the position of the contact point a and the chamber. A negative power is applied to the upper electrode 220 installed on the upper portion of the 200, and a positive power is applied to the lower electrode 210 provided on the wafer stage (not shown).

그러면, 상기 전극(210,220)을 통해 플라즈마가 형성되어 RIE(Reactive Ion Etch)방식의 식각이 이루어지는데, 이때 이온과 전자의 무게 차이에 의해 쉬스(Sheath)라는 영역이 만들어지게 되고 플라즈마와 웨이퍼(230) 사이에는 전압차이(Self-DC)가 발생한다.Then, plasma is formed through the electrodes 210 and 220 to form an etching of a reactive ion etching (RIE) method. At this time, a region called sheath is formed by the difference in weight between ions and electrons, and the plasma and the wafer 230 are formed. ), There is a voltage difference (Self-DC).

이러한 전압차이(Self-DC)에 의해 이온은 웨이퍼(230)에 수직한 방향으로 입사하게 되며, 이것이 상기 웨이퍼(230) 표면을 때려 비등방성 식각이 이루어진다.Due to the voltage difference Self-DC, ions are incident in a direction perpendicular to the wafer 230, which hits the surface of the wafer 230 to perform anisotropic etching.

이후, 소정시간이 경과하여 공정의 마무리 단계에서 상기 스위치(100)를 접점a에서 접점b로 절환하면, 챔버(200)의 상부에 설치된 상부전극(220)에는 양의 전원이 인가되고 웨이퍼스테이지(도면 미도시)에 설치된 하부전극(210)에는 음의 전원이 인가되어 이온에 의한 식각은 무시할 만큼 작아지게 되며, 플라즈마 내의 또 다른 입자인 래디컬(Radical)에 의해 식각이 진행된다.Subsequently, when a predetermined time passes and the switch 100 is switched from the contact point a to the contact point b in the finishing step of the process, a positive power is applied to the upper electrode 220 installed on the chamber 200 and the wafer stage ( Negative power is applied to the lower electrode 210 installed in the drawing (not shown) so that the etching by the ions becomes negligibly small, and the etching is performed by radicals, which are another particles in the plasma.

즉, 식각 공정의 초기에는 RIE 방식에 의해 신속한 식각이 이루어지게 하고, 마지막 단계에 래디컬(Radical)에 의해 식각이 진행되도록 하여 이온에 의해 식각된 표면을 화학적으로 다시 식각한다.That is, in the initial stage of the etching process, a rapid etching is performed by the RIE method, and in the last step, the etching is performed by radicals to chemically etch the surface etched by the ions.

이상에서 설명한 바와 같이 본 발명은 각 전극에 양의 전원과 음의 전원을 가변하여 인가함으로써, 웨이퍼에 입사되는 이온에 의한 대미지(damage)를 줄일 수 있는 효과가 있다.As described above, the present invention has an effect of reducing damage caused by ions incident on the wafer by varying and applying a positive power source and a negative power source to each electrode.

Claims (1)

양의 전극과 음의 전극 사이에 웨이퍼를 장착한 후 고전압에 의해 발생하는 플라즈마를 이용하여 웨이퍼를 식각하는 장치에 있어서, 결합콘덴서를 통해 직류 및 저주파 성분이 제거된 알에프 전원을 입력받아 상기 각 전극에 양의 전원과 음의 전원이 가변하여 공급되도록 스위칭하는 스위치를 더 포함하여 구성한 것을 특징으로 하는 플라즈마 식각장치.An apparatus for etching a wafer by using a plasma generated by a high voltage after mounting a wafer between a positive electrode and a negative electrode, each of the electrodes receiving an RF power source from which direct current and low frequency components are removed through a coupling capacitor Plasma etching apparatus characterized in that it further comprises a switch for switching so that the positive power and the negative power is supplied to vary.
KR1019990047134A 1999-10-28 1999-10-28 Plasma etching apparatus KR100596769B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019990047134A KR100596769B1 (en) 1999-10-28 1999-10-28 Plasma etching apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019990047134A KR100596769B1 (en) 1999-10-28 1999-10-28 Plasma etching apparatus

Publications (2)

Publication Number Publication Date
KR20010038944A true KR20010038944A (en) 2001-05-15
KR100596769B1 KR100596769B1 (en) 2006-07-04

Family

ID=19617360

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019990047134A KR100596769B1 (en) 1999-10-28 1999-10-28 Plasma etching apparatus

Country Status (1)

Country Link
KR (1) KR100596769B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100457844B1 (en) * 2002-08-27 2004-11-18 삼성전자주식회사 Method Of Etching Semiconductor Device
KR100829922B1 (en) * 2006-08-24 2008-05-16 세메스 주식회사 Apparatus and method for treating substrates using plasma

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6119778A (en) * 1984-07-05 1986-01-28 Canon Inc Preparation of amorphous semiconductive membrane
JPS622619A (en) * 1985-06-28 1987-01-08 Matsushita Electric Ind Co Ltd Plasma-reaction device
JPS63116428A (en) * 1986-11-05 1988-05-20 Hitachi Ltd Dry etching method
JPH04168721A (en) * 1990-10-31 1992-06-16 Aisin Seiki Co Ltd Plasma treatment equipment
JPH0653176A (en) * 1992-07-30 1994-02-25 Matsushita Electron Corp Dry etcher

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100457844B1 (en) * 2002-08-27 2004-11-18 삼성전자주식회사 Method Of Etching Semiconductor Device
KR100829922B1 (en) * 2006-08-24 2008-05-16 세메스 주식회사 Apparatus and method for treating substrates using plasma

Also Published As

Publication number Publication date
KR100596769B1 (en) 2006-07-04

Similar Documents

Publication Publication Date Title
TWI756234B (en) Selective etch using material modification and rf pulsing
US9053908B2 (en) Method and apparatus for controlling substrate DC-bias and ion energy and angular distribution during substrate etching
US7713430B2 (en) Using positive DC offset of bias RF to neutralize charge build-up of etch features
JP3799073B2 (en) Dry etching method
KR20050008960A (en) Apparatus of hybrid coupled plasma
KR100733844B1 (en) Plasma generating apparatus using neutral beam and plasma generating method
KR20080001336A (en) Plasma processing system and method for preventing arcking in between electrostatic chuck and substrate
KR101328800B1 (en) Characteristic controlling method of pulsed plasma using Multi-frequency RF pulsed power
KR20010079658A (en) Method and apparatus for minimizing semiconductor wafer arcing during semiconductor wafer processing
KR20130075632A (en) Plasma etcher design with effective no-damage in-situ ash
KR20120004190A (en) Cleaning method of semiconductor manufacturing apparatus
KR100596769B1 (en) Plasma etching apparatus
KR100384789B1 (en) A Plasma Etching apparatus for fabricating semiconductor
KR20190046194A (en) Plasma processing apparatus and method of fabricating semiconductor device using the same
KR100603099B1 (en) Plasma processing method
KR100305134B1 (en) Etching method
JPH06122983A (en) Plasma treatment and plasma device
JP3211391B2 (en) Dry etching method
KR100234902B1 (en) Plasma treatment apparatus in a cvd
KR100286333B1 (en) Plasma etching apparatus
TWI725406B (en) Plasma etching method and device
KR100214501B1 (en) Electro-static chuck
JPH0344028A (en) Apparatus for plasma etching
KR100247627B1 (en) The etching method for protecting bad particle of the wafer
KR100481278B1 (en) Capacitance coupled plasma etching apparatus

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20130530

Year of fee payment: 8

FPAY Annual fee payment

Payment date: 20140603

Year of fee payment: 9

FPAY Annual fee payment

Payment date: 20150528

Year of fee payment: 10

FPAY Annual fee payment

Payment date: 20190529

Year of fee payment: 14