KR20000008984A - Printed circuit board - Google Patents

Printed circuit board Download PDF

Info

Publication number
KR20000008984A
KR20000008984A KR1019980029117A KR19980029117A KR20000008984A KR 20000008984 A KR20000008984 A KR 20000008984A KR 1019980029117 A KR1019980029117 A KR 1019980029117A KR 19980029117 A KR19980029117 A KR 19980029117A KR 20000008984 A KR20000008984 A KR 20000008984A
Authority
KR
South Korea
Prior art keywords
pattern
ground
inductor
printed circuit
analog circuit
Prior art date
Application number
KR1019980029117A
Other languages
Korean (ko)
Inventor
김석태
Original Assignee
윤종용
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윤종용, 삼성전자 주식회사 filed Critical 윤종용
Priority to KR1019980029117A priority Critical patent/KR20000008984A/en
Publication of KR20000008984A publication Critical patent/KR20000008984A/en

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/115Via connections; Lands around holes or via connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/16Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/165Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed inductors

Abstract

PURPOSE: A printed circuit board forms an inductor conductive pattern between a ground pattern of analog circuit and a ground pattern of digital circuit, integrates the inductor conductive pattern as one body, and cuts off noise between the ground patterns. CONSTITUTION: A ground pattern(11) of analog circuit is formed on a substrate(10). A ground pattern(13) of a digital circuit is formed on the substrate, and is separated from the ground pattern of the analog circuit. An inductor conductive pattern(35) integrates a ground pattern of the analog circuit with a ground pattern of the digital circuit as one body, and cuts off a noise transmission between the two ground patterns. Thereby, a production cost is reduced because additional inductor component is not needed.

Description

인쇄회로기판Printed circuit board

본 발명은 인쇄회로기판에 관한 것으로, 더욱 상세하게는 아나로그회로의 접지 패턴과 디지털회로의 접지패턴 사이에 일체로 인덕터용 도전 패턴이 형성되어 접지패턴들 사이의 노이즈 차단을 이룩하도록 한 인쇄회로기판에 관한 것이다.The present invention relates to a printed circuit board, and more particularly, a printed circuit in which a conductive pattern for an inductor is integrally formed between a ground pattern of an analog circuit and a ground pattern of a digital circuit to achieve noise blocking between the ground patterns. It relates to a substrate.

일반적으로 알려진 바와 같이, 인쇄회로기판에 사용되는 동장 적층판은 용도에 따라 변성한 열경화성 수지와 각종 기재를 짜맞추어 만든 적층판 위에 동박을 펴서 합한 것이다. 그 제조 공정은 바니쉬(vanish), 도공, 적층, 마무리의 각 공정으로 이루어진다. 동장 적층판에는 배선판으로서의 전기 특성을 만족시킬 뿐만 아니라 화로 가공공정에서 가공성이 우수한 것이 요구된다.As is generally known, a copper clad laminate used for a printed circuit board is obtained by combining copper foil on a laminate made by combining various types of substrates with a thermosetting resin modified according to a use. The manufacturing process consists of each process of varnish, coating, lamination, and finishing. The copper clad laminate is required not only to satisfy the electrical characteristics as the wiring board but also to be excellent in workability in the furnace processing step.

단층 인쇄회로기판에는 주로 페놀수지 기지재 동장 적층판이 사용되고, 도금 관통홀 양면에서는 주로 에폭시 수지 글로우(glow) 포기재 동장 적층판이 사용되고 있다.Phenolic resin base copper clad laminates are mainly used for single-layer printed circuit boards, and epoxy resin glow aeration copper clad laminates are mainly used on both sides of plated through-holes.

다층 인쇄회로기판에는 각종 수지를 사용한 다층재료(도전층인 동장 적층판 및 프리프레그)가 사용된다. 4-10층의 다층에는 특성적으로 바란스가 좋은 에폭시 수지계 재료가 사용되고, 10층을 초과하는 다층에는 내열 수지계 재료가 사용된다. 이는 더욱 신뢰성이 높은 고밀도 다층판이 요구되기 때문이다.As the multilayer printed circuit board, multilayer materials (copper laminates and prepregs serving as conductive layers) using various resins are used. Epoxy resin-based materials having good balance in characteristics are used for multilayers of 4-10 layers, and heat-resistant resin-based materials are used for multilayers having more than 10 layers. This is because a more reliable high density multilayer board is required.

그런데, 다층 인쇄회로기판의 접지패턴은 예를 들면, 아날로그회로와 디지털회로가 혼재하는 경우, 디지털회로의 스위칭 노이즈가 아날로그회로에 영향을 미치지 않도록 아날로그회로와 디지털회로의 접지단자가 서로 분리되어 왔다.However, the ground pattern of the multilayer printed circuit board, for example, when the analog circuit and the digital circuit is mixed, the ground terminal of the analog circuit and the digital circuit has been separated from each other so that the switching noise of the digital circuit does not affect the analog circuit. .

` 즉, 종래에는 도 1에 도시된 바와 같이, 기판(10)의 표면 상에 아날로그회로(도시 안됨)의 접지단자(11)와 디지털회로(도시 안됨)의 접지단자(13)가 정해진 거리를 두고 이격하여 위치한다. 이때, 접지단자들(11),(13)은 정사각형의 동박으로서 정사각형의 변 보다 작은 사이즈의 폭을 갖는 일적선의 도전성 연결 패턴(15)에 의해 일체로 연결된다.That is, in the related art, as shown in FIG. 1, the distance between the ground terminal 11 of an analog circuit (not shown) and the ground terminal 13 of a digital circuit (not shown) is determined on a surface of the substrate 10. Spaced apart. At this time, the ground terminals 11 and 13 are integrally connected to each other by a single conductive line connecting pattern 15 having a width smaller than the sides of the square as a square copper foil.

이에 의하면, 연결 패턴(15)은 자체의 인덕턴스 성분에 의해 고주파 노이즈에 대해 임피던스를 증가시키므로 디지털회로에서 발생된 노이즈가 디지털회로의 접지단자(13)로부터 아날로그회로의 접지단자(11)로 전달되지 않고 차단될 수 있다.According to this, the connection pattern 15 increases the impedance to the high frequency noise by its inductance component, so that the noise generated in the digital circuit is not transmitted from the ground terminal 13 of the digital circuit to the ground terminal 11 of the analog circuit. Can be blocked.

그러나, 도 1의 접속 방식에 의하면, 연결 패턴(15)은 인던턴스 성분을 많이 갖지 않은 단지 도전 패턴이므로 노이즈를 충분히 차단하지 못한다.However, according to the connection method of FIG. 1, since the connection pattern 15 is only a conductive pattern which does not have many inductance components, it does not block noise sufficiently.

그래서, 이를 보완하기 위해 도 2에 도시된 바와 같이, 일정 인덕턴스 성분을 갖는 별도의 인덕터(25)를 기판(10)의 표면 상에 아날로그회로의 접지단자(11)와 디지털회로의 접지단자(13) 사이에 전기적으로 연결되어 왔다. 고주파에 대한 인덕터(25)의 임피던스는 다음 식에 의해 결정된다.Therefore, to compensate for this, as shown in FIG. 2, a separate inductor 25 having a constant inductance component has a ground terminal 11 of an analog circuit and a ground terminal 13 of a digital circuit on the surface of the substrate 10. ) Is electrically connected. The impedance of the inductor 25 with respect to the high frequency is determined by the following equation.

VL= L*di/dtV L = L * di / dt

따라서, 디지털회로에서 발생된 노이즈는 인덕터(25)의 임피던스에 의해 디지털회로의 접지단자(13)로부터 아날로그회로의 접지단자(11)로 전달되지 않고 차단된다.Therefore, the noise generated in the digital circuit is cut off without being transmitted from the ground terminal 13 of the digital circuit to the ground terminal 11 of the analog circuit by the impedance of the inductor 25.

그러나, 종래에는 아날로그회로의 접지단자와 디지털회로의 접지단자를 이격시키되 이들을 별도의 가는 패턴이나 인덕터를 이용하여 연결시켜 노이즈의 전달을 차단하여 왔다. 이는 별도의 부품을 인쇄회로기판에 설치함을 필요로 하고 이에 따른 공수가 증가하고 나아가 제품의 원가 상승을 야기시켜 왔다.However, in the related art, the ground terminal of the analog circuit and the ground terminal of the digital circuit are separated from each other and connected to each other using a separate thin pattern or an inductor to block the transmission of noise. This necessitates the installation of a separate component on the printed circuit board, resulting in increased man-hours and further raising the cost of the product.

따라서, 본 발명의 목적은 별도의 부품을 설치하지 않고도 인쇄회로기판의 아나로그회로와 디지털회로의 접지단자들 사이의 노이즈 전달을 차단하도록 한 것이다.Accordingly, it is an object of the present invention to block noise transfer between the analog circuit of a printed circuit board and the ground terminals of a digital circuit without installing a separate component.

본 발명의 다른 목적은 다음의 상세한 설명 및 첨부된 도면에 의해 보다 명확해질 것이다.Other objects of the present invention will become more apparent from the following detailed description and the accompanying drawings.

도 1은 본 발명에 의한 인쇄회로기판의 각 절연층에 적층된 접지 패턴과 전원 패턴을 나타낸 예시도.1 is an exemplary view showing a ground pattern and a power supply pattern stacked on each insulating layer of a printed circuit board according to the present invention.

<도면의 주요 부분에 대한 부호의 설명><Explanation of symbols for the main parts of the drawings>

10: 기판 11: 아나로그회로의 접지패턴 13: 디지털회로의 접지패턴 15: 인덕터용 연결 패턴 25: 인덕터 35: 인덕터용 도전 패턴 36: 비아홀(via hole)DESCRIPTION OF SYMBOLS 10 Substrate 11: Grounding pattern of an analog circuit 13: Grounding pattern of a digital circuit 15: Connection pattern for inductors 25: Inductor 35: Conducting pattern for inductors 36: Via hole

이와 같은 목적을 달성하기 위한 본 발명은 기판의 아나로그회로의 접지단자와 디지털회로의 접지단자 사이에서 노이즈 전달을 차단하도록 이들 양자사이에 일체로 도전 패턴의 인덕터가 연결도록 구성된다.In order to achieve the above object, the present invention is configured such that an inductor of a conductive pattern is integrally connected between both the ground terminal of the analog circuit of the substrate and the ground terminal of the digital circuit to block noise transfer.

인덕터는 나선형 도전 패턴으로 이루어질 수 있고, 인덕터의 일측은 예를 들어 아날로그회로의 접지단자에 연결되고, 타측은 비아홀을 거쳐 디지털회로의 접지단자에 연결될 수 있다.The inductor may be formed of a spiral conductive pattern, and one side of the inductor may be connected to, for example, a ground terminal of an analog circuit, and the other side may be connected to a ground terminal of a digital circuit through a via hole.

따라서, 본 발명은 별도의 부품을 필요하지 않고도 접지단자들 사이의 노이즈 전달을 차단할 수 있다.Therefore, the present invention can block noise transfer between the ground terminals without requiring a separate component.

이하, 본 발명에 의한 인쇄회로기판을 첨부된 도면을 참조하여 상세히 설명하기로 한다.Hereinafter, a printed circuit board according to the present invention will be described in detail with reference to the accompanying drawings.

도 3을 참조하면, 본 발명은 접지단자들(11),(13) 사이에 노이즈 전달을 차단하기 위한 인덕터(35)용 동박의 도전 패턴이 나선형으로 일체로 연결된 것을 제외하면, 도 2의 구조와 동일한 구조로 이루어진다. 인덕터(35)의 일측은 기판(10)의 표면 상에서 접지단자(11)에 전기적으로 연결되고, 인덕터(35)의 타측은 비아홀(36)을 거쳐 기판(10)의 내부에서 접지단자(13)에 전기적으로 연결된다.Referring to FIG. 3, the present invention has the structure of FIG. 2 except that the conductive patterns of the copper foil for the inductor 35 for blocking noise transfer between the ground terminals 11 and 13 are integrally connected in a spiral shape. It is made of the same structure as. One side of the inductor 35 is electrically connected to the ground terminal 11 on the surface of the substrate 10, and the other side of the inductor 35 passes through the via hole 36 to the ground terminal 13 inside the substrate 10. Is electrically connected to the

이와 같이 구성된 인덕터(35)가 접지단자들(11),(13) 사이에 일체로 연결되는 경우, 인덕터(35)의 나선형 도전패턴은 두께가 t이고, 폭이 w이고, 총길이가 l이라고 하면, 인덕터(35)의 인덕턴스 L은 다음 식으로 주어진다.When the inductor 35 configured as described above is integrally connected between the ground terminals 11 and 13, the spiral conductive pattern of the inductor 35 has a thickness t, a width w, and a total length l. , The inductance L of the inductor 35 is given by the following equation.

L= K logel/(w+t)L = K log e l / (w + t)

따라서, 인덕터(35)의 인덕턴스는 두께 t와, 폭 w와, 총길이 l의 값에 따라 수 nH 내지 수십 nH로 결정될 수 있다.Accordingly, the inductance of the inductor 35 may be determined from several nH to several tens nH depending on the value of the thickness t, the width w, and the total length l.

그런데, 총길이 l은 인덕터(35)가 나선형으로 이루어지므로 접지단자들(11),(13) 사이의 간격을 확대하지 않고도 증가되고 나아가 인덕턴스 값이 증가되므로 접지단자들(11),(13)의 사이에서 노이즈 전달 차단이 용이하게 이루어진다.However, the total length l is increased because the inductor 35 is formed in a spiral shape without increasing the distance between the ground terminals 11 and 13 and furthermore, the inductance value is increased, so that the lengths of the ground terminals 11 and 13 are increased. It is easy to block the transmission of noise in between.

따라서, 본 발명은 인쇄회로기판의 아날로그회로의 접지단자와 디지털회로의 접지단자를 위한 도전 패턴을 형성할 때 인덕터용 도전 패턴을 함께 형성하므로 인덕터를 위한 별도의 부품을 설치하지 않아도 좋다.Therefore, the present invention forms a conductive pattern for the inductor when forming a conductive pattern for the ground terminal of the analog circuit of the printed circuit board and the ground terminal of the digital circuit. Therefore, it is not necessary to install a separate component for the inductor.

이상에서 살펴본 바와 같이, 본 발명에 의한 인쇄회로기판은 아날로그회로의 접지단자와 디지털회로의 접지단자 사이에 노이즈 차단을 위한 도전 패턴의 인덕터를 나선형으로 일체로 연결되도록 구성된다.As described above, the printed circuit board according to the present invention is configured to spirally connect the inductor of the conductive pattern for noise blocking between the ground terminal of the analog circuit and the ground terminal of the digital circuit.

따라서, 본 발명은 별도 인덕터용 부품의 생략에 따른 공수 및 비용 절감을 이룩하여 제품의 가격 경쟁력을 강화시킬 수 있다.Therefore, the present invention can achieve the cost and cost reduction by eliminating the components for the separate inductor can enhance the price competitiveness of the product.

한편, 본 발명은 도시된 도면과 상세한 설명에 기술된 내용에 한정하지 않으며 본 발명의 사상을 벗어나지 않는 범위 내에서 다양한 변형이 적용 가능함은 이 분야에 통상의 지식을 가진 자에게는 자명한 사실이다.On the other hand, the present invention is not limited to the contents described in the drawings and detailed description, it is obvious to those skilled in the art that various modifications can be applied without departing from the spirit of the present invention.

Claims (3)

기판 상에 형성된 아나로그회로의 접지 패턴;A ground pattern of an analog circuit formed on the substrate; 상기 기판 상에 형성되며 상기 아나로그회로의 접지 패턴에 이격된 디지털회로의 접지패턴; 그리고A ground pattern of the digital circuit formed on the substrate and spaced apart from the ground pattern of the analog circuit; And 상기 아나로그회로의 접지패턴과 상기 디지털회로의 접지패턴를 일체로 연결하여 상기 양자 접지패턴들 사이의 노이즈 전달을 차단하는 인덕터용 도전 패턴을 포함하는 인쇄회로기판.And a conductive pattern for an inductor which integrally connects the ground pattern of the analog circuit and the ground pattern of the digital circuit to block noise transfer between the quantum ground patterns. 제 1 항에 있어서, 상기 인덕터용 도전 패턴은 나선형으로 이루어지는 것을 특징으로 하는 인쇄회로기판.The printed circuit board of claim 1, wherein the conductive pattern for the inductor is formed in a spiral shape. 제 2 항에 있어서, 상기 인덕터용 도전패턴의 일측은 상기 기판 상에서 접지패턴들 중 어느 하나의 접지 패턴에 연결되고, 타측은 비아홀을 거쳐 다른 하나의 접지패턴에 연결되는 것을 특징으로 하는 인쇄회로기판.The printed circuit board of claim 2, wherein one side of the conductive pattern for the inductor is connected to one of the ground patterns of the ground patterns on the substrate, and the other side of the conductive pattern is connected to the other ground pattern through a via hole. .
KR1019980029117A 1998-07-20 1998-07-20 Printed circuit board KR20000008984A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019980029117A KR20000008984A (en) 1998-07-20 1998-07-20 Printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019980029117A KR20000008984A (en) 1998-07-20 1998-07-20 Printed circuit board

Publications (1)

Publication Number Publication Date
KR20000008984A true KR20000008984A (en) 2000-02-15

Family

ID=19544617

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019980029117A KR20000008984A (en) 1998-07-20 1998-07-20 Printed circuit board

Country Status (1)

Country Link
KR (1) KR20000008984A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030049919A (en) * 2001-12-17 2003-06-25 엘지전자 주식회사 Electro Magnetic Wave Reducing Circuit
KR100838244B1 (en) 2007-06-22 2008-06-17 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board
KR100846207B1 (en) * 2006-12-01 2008-07-15 (주)카이로넷 Multi layer printed circuit board and method of manufacturing the same
KR20080069401A (en) * 2007-01-23 2008-07-28 삼성전자주식회사 Sound device in portable terminal
KR100871346B1 (en) 2007-06-22 2008-12-01 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board
KR100871347B1 (en) 2007-06-22 2008-12-01 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board
KR100945289B1 (en) * 2007-02-01 2010-03-03 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030049919A (en) * 2001-12-17 2003-06-25 엘지전자 주식회사 Electro Magnetic Wave Reducing Circuit
KR100846207B1 (en) * 2006-12-01 2008-07-15 (주)카이로넷 Multi layer printed circuit board and method of manufacturing the same
KR20080069401A (en) * 2007-01-23 2008-07-28 삼성전자주식회사 Sound device in portable terminal
KR100945289B1 (en) * 2007-02-01 2010-03-03 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board
KR100838244B1 (en) 2007-06-22 2008-06-17 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board
KR100871346B1 (en) 2007-06-22 2008-12-01 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board
KR100871347B1 (en) 2007-06-22 2008-12-01 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board

Similar Documents

Publication Publication Date Title
US7530167B2 (en) Method of making a printed circuit board with low cross-talk noise
US7188410B2 (en) Insertion of electrical component within a via of a printed circuit board
EP1443811A2 (en) High speed circuit board and method for fabrication
US7478472B2 (en) Method of making circuitized substrate with signal wire shielding
MY112355A (en) Process for producing multilayer printed circuit board for wire bonding.
EP1566993A4 (en) Circuit board, multi-layer wiring board, method for making circuit board, and method for making multi-layer wiring board
EP1060645B1 (en) Electric conductor with a surface structure in the form of flanges and etched grooves
KR20000008984A (en) Printed circuit board
JP6669547B2 (en) Wiring board
US7679005B2 (en) Circuitized substrate with shielded signal lines and plated-thru-holes and method of making same, and electrical assembly and information handling system utilizing same
US7209368B2 (en) Circuitized substrate with signal wire shielding, electrical assembly utilizing same and method of making
US6181571B1 (en) Printed-wiring board and electronic device having the same wiring board
JP4027802B2 (en) Wiring structure
US6778043B2 (en) Method and apparatus for adding inductance to printed circuits
US20030070838A1 (en) Multilayer printed wiring board and its manufacturing method
GB2321787A (en) Multiple layer printed circuit board inductive arrangement
KR20070003665A (en) Printed circuit board assembly
US20030047355A1 (en) Printed wiring board with high density inner layer structure
US5496971A (en) Circuit arrangement for multilayer printed circuit board
US7282647B2 (en) Apparatus for improving coupling across plane discontinuities on circuit boards
KR100528013B1 (en) Printed Circuit Boards with Capacitors
KR101123714B1 (en) Multi-layer substrate
US20070178226A1 (en) Printed circuit board
KR100223030B1 (en) Impedance matching method of substrate through hole
JP2022094493A (en) Multi-layer printed wiring board and manufacturing method thereof

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination