KR102933455B1 - 데이터 쿼리를 가속화하는 집적 회로 및 방법 - Google Patents

데이터 쿼리를 가속화하는 집적 회로 및 방법

Info

Publication number
KR102933455B1
KR102933455B1 KR1020217015814A KR20217015814A KR102933455B1 KR 102933455 B1 KR102933455 B1 KR 102933455B1 KR 1020217015814 A KR1020217015814 A KR 1020217015814A KR 20217015814 A KR20217015814 A KR 20217015814A KR 102933455 B1 KR102933455 B1 KR 102933455B1
Authority
KR
South Korea
Prior art keywords
data
query
integrated circuit
hardware
instructions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020217015814A
Other languages
English (en)
Korean (ko)
Other versions
KR20210097118A (ko
Inventor
하레 케이. 베르마
빙 티안
Original Assignee
자일링크스 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 자일링크스 인코포레이티드 filed Critical 자일링크스 인코포레이티드
Publication of KR20210097118A publication Critical patent/KR20210097118A/ko
Application granted granted Critical
Publication of KR102933455B1 publication Critical patent/KR102933455B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/20—Information retrieval; Database structures therefor; File system structures therefor of structured data, e.g. relational data
    • G06F16/24—Querying
    • G06F16/245—Query processing
    • G06F16/24569—Query processing with adaptation to specific hardware, e.g. adapted for using GPUs or SSDs
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/20—Information retrieval; Database structures therefor; File system structures therefor of structured data, e.g. relational data
    • G06F16/24—Querying
    • G06F16/245—Query processing
    • G06F16/2453—Query optimisation
    • G06F16/24534—Query rewriting; Transformation
    • G06F16/24549—Run-time optimisation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/20—Information retrieval; Database structures therefor; File system structures therefor of structured data, e.g. relational data
    • G06F16/24—Querying
    • G06F16/245—Query processing
    • G06F16/2455—Query execution
    • G06F16/24568—Data stream processing; Continuous queries
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/90—Details of database functions independent of the retrieved data types
    • G06F16/903—Querying
    • G06F16/90335—Query processing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Databases & Information Systems (AREA)
  • Data Mining & Analysis (AREA)
  • Computational Linguistics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Complex Calculations (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
KR1020217015814A 2018-12-06 2019-10-16 데이터 쿼리를 가속화하는 집적 회로 및 방법 Active KR102933455B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/212,134 US10963460B2 (en) 2018-12-06 2018-12-06 Integrated circuits and methods to accelerate data queries
US16/212,134 2018-12-06
PCT/US2019/056496 WO2020117377A1 (en) 2018-12-06 2019-10-16 Integrated circuits and methods to accelerate data queries

Publications (2)

Publication Number Publication Date
KR20210097118A KR20210097118A (ko) 2021-08-06
KR102933455B1 true KR102933455B1 (ko) 2026-03-03

Family

ID=69714092

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020217015814A Active KR102933455B1 (ko) 2018-12-06 2019-10-16 데이터 쿼리를 가속화하는 집적 회로 및 방법

Country Status (6)

Country Link
US (1) US10963460B2 (https=)
EP (1) EP3850499A1 (https=)
JP (1) JP7510932B2 (https=)
KR (1) KR102933455B1 (https=)
CN (1) CN113168409B (https=)
WO (1) WO2020117377A1 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11836171B2 (en) * 2020-11-13 2023-12-05 Google Llc Demand based dynamic creation of data analytics query accelerators
US20220321403A1 (en) * 2021-04-02 2022-10-06 Nokia Solutions And Networks Oy Programmable network segmentation for multi-tenant fpgas in cloud infrastructures
CN113535745B (zh) 2021-08-09 2022-01-18 威讯柏睿数据科技(北京)有限公司 一种层次化数据库操作加速系统和方法
US11880568B2 (en) 2021-11-17 2024-01-23 Seagate Technology Llc On demand configuration of FPGA interfaces
CN115827682B (zh) * 2023-02-10 2023-04-18 山东浪潮科学研究院有限公司 一种数据库查询加速引擎装置、方法及存储介质
CN116028541B (zh) * 2023-02-15 2023-06-20 山东浪潮科学研究院有限公司 一种数据向量化聚集方法、装置、设备及存储介质
CN116383240B (zh) * 2023-02-21 2025-10-10 山东浪潮数据库技术有限公司 基于fpga多数据库加速查询方法、装置、设备及介质
US12554507B2 (en) 2023-04-11 2026-02-17 Samsung Electronics Co., Ltd. Systems and methods for processing formatted data in computational storage
US12353916B2 (en) 2023-04-11 2025-07-08 Samsung Electronics Co., Ltd. Systems and methods for processing functions in computational storage
CN116991893B (zh) * 2023-07-10 2026-03-06 广东人工智能与先进计算研究院 Fpga加速数据库查询方法、装置、设备及介质

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017514216A (ja) * 2014-03-31 2017-06-01 華為技術有限公司Ｈｕａｗｅｉ Ｔｅｃｈｎｏｌｏｇｉｅｓ Ｃｏ．，Ｌｔｄ． イベント処理システム
JP6316503B2 (ja) * 2015-05-18 2018-04-25 株式会社日立製作所 計算機システム、アクセラレータ及びデータベースの処理方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5488729A (en) 1991-05-15 1996-01-30 Ross Technology, Inc. Central processing unit architecture with symmetric instruction scheduling to achieve multiple instruction launch and execution
US6223208B1 (en) 1997-10-03 2001-04-24 International Business Machines Corporation Moving data in and out of processor units using idle register/storage functional units
US6411951B1 (en) 1998-12-16 2002-06-25 Microsoft Corporation Evaluating SQL subqueries
US7580971B1 (en) 2001-01-11 2009-08-25 Oracle International Corporation Method and apparatus for efficient SQL processing in an n-tier architecture
US7856543B2 (en) 2001-02-14 2010-12-21 Rambus Inc. Data processing architectures for packet handling wherein batches of data packets of unpredictable size are distributed across processing elements arranged in a SIMD array operable to process different respective packet protocols at once while executing a single common instruction stream
US7149829B2 (en) 2003-04-18 2006-12-12 Sonics, Inc. Various methods and apparatuses for arbitration among blocks of functionality
US8407433B2 (en) 2007-06-25 2013-03-26 Sonics, Inc. Interconnect implementing internal controls
CN101021874B (zh) 2007-03-21 2010-05-26 金蝶软件（中国）有限公司 一种对查询sql请求进行优化的方法及装置
US8260803B2 (en) 2010-09-23 2012-09-04 Hewlett-Packard Development Company, L.P. System and method for data stream processing
CN102567944B (zh) 2012-03-09 2013-10-30 中国人民解放军信息工程大学 基于fpga的ct图像重建硬件加速方法
US9600522B2 (en) 2012-08-20 2017-03-21 Oracle International Corporation Hardware implementation of the aggregation/group by operation: filter method
JP6224359B2 (ja) * 2013-06-20 2017-11-01 株式会社Ｓｃｒｅｅｎホールディングス 基板処理装置のためのスケジュール作成方法およびスケジュール作成プログラム
US10255320B1 (en) * 2014-01-27 2019-04-09 Microstrategy Incorporated Search integration
US10185699B2 (en) * 2016-03-14 2019-01-22 Futurewei Technologies, Inc. Reconfigurable data interface unit for compute systems

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017514216A (ja) * 2014-03-31 2017-06-01 華為技術有限公司Ｈｕａｗｅｉ Ｔｅｃｈｎｏｌｏｇｉｅｓ Ｃｏ．，Ｌｔｄ． イベント処理システム
JP6316503B2 (ja) * 2015-05-18 2018-04-25 株式会社日立製作所 計算機システム、アクセラレータ及びデータベースの処理方法

Also Published As

Publication number Publication date
JP7510932B2 (ja) 2024-07-04
KR20210097118A (ko) 2021-08-06
US10963460B2 (en) 2021-03-30
EP3850499A1 (en) 2021-07-21
CN113168409B (zh) 2024-10-01
CN113168409A (zh) 2021-07-23
JP2022511528A (ja) 2022-01-31
WO2020117377A1 (en) 2020-06-11
US20200183937A1 (en) 2020-06-11

Similar Documents

Publication Publication Date Title
KR102933455B1 (ko) 데이터 쿼리를 가속화하는 집적 회로 및 방법
US11157592B2 (en) Hardware implementation of convolutional layer of deep neural network
US20190179635A1 (en) Method and apparatus for tensor and convolution operations
Norollah et al. RTHS: A low-cost high-performance real-time hardware sorter, using a multidimensional sorting algorithm
CN110959156A (zh) 到数据库加速器的并行计算卸载
Kim et al. Agamotto: A performance optimization framework for CNN accelerator with row stationary dataflow
Choudhury et al. An FPGA overlay for CNN inference with fine-grained flexible parallelism
US11429850B2 (en) Performing consecutive mac operations on a set of data using different kernels in a MAC circuit
Polig et al. Giving text analytics a boost
Li et al. A 0.13 mJ/prediction CIFAR-100 raster-scan-based wired-logic processor using non-linear neural network
Yousuf et al. An automated hardware/software co-design flow for partially reconfigurable FPGAs
Liang et al. A coarse-grained reconfigurable architecture for compute-intensive MapReduce acceleration
Fan et al. A hardware design framework for computer vision models based on reconfigurable devices
GB2582868A (en) Hardware implementation of convolution layer of deep neural network
CN113168147B (zh) 使用硬件加速高效地扫描数据库的系统和方法
Yang et al. Hardware accelerator for high accuracy sign language recognition with residual network based on FPGAs
Ganesan et al. SParSH-AMG: A library for hybrid CPU-GPU algebraic multigrid and preconditioned iterative methods
JP2016066329A (ja) 情報処理装置、情報処理方法、及び、コンピュータ・プログラム
US9152753B1 (en) Incrementer absorption into multiplier logic for programmable logic devices
US9529957B1 (en) Multithreaded scheduling for placement of circuit designs using connectivity and utilization dependencies
Kao Performance-oriented FPGA-based convolution neural network designs
Kamaleldin et al. ProCon-V: A Programmable Tightly Coupled Convolution Accelerator based on RISC-V Custom Instructions for Edge Devices
Lu et al. A design of 16tops efficient gemm module in deep learning accelerator
Teubner et al. Accelerated DB Operators
US20150378682A1 (en) Efficient constant multiplier implementation for programmable logic devices

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

D21 Rejection of application intended

Free format text: ST27 STATUS EVENT CODE: A-1-2-D10-D21-EXM-PE0902 (AS PROVIDED BY THE NATIONAL OFFICE)

PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

E13 Pre-grant limitation requested

Free format text: ST27 STATUS EVENT CODE: A-2-3-E10-E13-LIM-X000 (AS PROVIDED BY THE NATIONAL OFFICE)

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11 Amendment of application requested

Free format text: ST27 STATUS EVENT CODE: A-2-2-P10-P11-NAP-X000 (AS PROVIDED BY THE NATIONAL OFFICE)

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13 Application amended

Free format text: ST27 STATUS EVENT CODE: A-2-2-P10-P13-NAP-X000 (AS PROVIDED BY THE NATIONAL OFFICE)

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

D22 Grant of ip right intended

Free format text: ST27 STATUS EVENT CODE: A-1-2-D10-D22-EXM-PE0701 (AS PROVIDED BY THE NATIONAL OFFICE)

PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

F11 Ip right granted following substantive examination

Free format text: ST27 STATUS EVENT CODE: A-2-4-F10-F11-EXM-PR0701 (AS PROVIDED BY THE NATIONAL OFFICE)

PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

U12 Designation fee paid

Free format text: ST27 STATUS EVENT CODE: A-2-2-U10-U12-OTH-PR1002 (AS PROVIDED BY THE NATIONAL OFFICE)

Year of fee payment: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

Q13 Ip right document published

Free format text: ST27 STATUS EVENT CODE: A-4-4-Q10-Q13-NAP-PG1601 (AS PROVIDED BY THE NATIONAL OFFICE)

G15 Pta requested

Free format text: ST27 STATUS EVENT CODE: A-4-4-G10-G15-TAD-PA0102 (AS PROVIDED BY THE NATIONAL OFFICE)

PA0102 Application to register extension of term of patent right following delayed registration

St.27 status event code: A-4-4-G10-G15-tad-PA0102

Protection beyond ip right term event data comment text: Claim Total Quantity : 0, Period Limitation Text : 57