KR101834262B1 - 하이브리드 트랜잭션 메모리 시스템에서 최대 동시실행을 가능케 하기 - Google Patents

하이브리드 트랜잭션 메모리 시스템에서 최대 동시실행을 가능케 하기 Download PDF

Info

Publication number
KR101834262B1
KR101834262B1 KR1020167023088A KR20167023088A KR101834262B1 KR 101834262 B1 KR101834262 B1 KR 101834262B1 KR 1020167023088 A KR1020167023088 A KR 1020167023088A KR 20167023088 A KR20167023088 A KR 20167023088A KR 101834262 B1 KR101834262 B1 KR 101834262B1
Authority
KR
South Korea
Prior art keywords
transaction
software
hardware
mode
commit
Prior art date
Application number
KR1020167023088A
Other languages
English (en)
Korean (ko)
Other versions
KR20160113207A (ko
Inventor
이리나 칼시우
저스틴 이. 고트쉴리히
타티아나 쉬페이즈만
질스 에이. 포캄
Original Assignee
인텔 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 인텔 코포레이션 filed Critical 인텔 코포레이션
Publication of KR20160113207A publication Critical patent/KR20160113207A/ko
Application granted granted Critical
Publication of KR101834262B1 publication Critical patent/KR101834262B1/ko

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/466—Transaction processing
    • G06F9/467—Transactional memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/526—Mutual exclusion algorithms
    • G06F9/528—Mutual exclusion algorithms by using speculative mechanisms

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Executing Machine-Instructions (AREA)
KR1020167023088A 2014-03-26 2015-03-25 하이브리드 트랜잭션 메모리 시스템에서 최대 동시실행을 가능케 하기 KR101834262B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/225,804 US9971627B2 (en) 2014-03-26 2014-03-26 Enabling maximum concurrency in a hybrid transactional memory system
US14/225,804 2014-03-26
PCT/US2015/022394 WO2015148608A1 (en) 2014-03-26 2015-03-25 Enabling maximum concurrency in a hybrid transactional memory system

Publications (2)

Publication Number Publication Date
KR20160113207A KR20160113207A (ko) 2016-09-28
KR101834262B1 true KR101834262B1 (ko) 2018-04-13

Family

ID=54190495

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020167023088A KR101834262B1 (ko) 2014-03-26 2015-03-25 하이브리드 트랜잭션 메모리 시스템에서 최대 동시실행을 가능케 하기

Country Status (6)

Country Link
US (1) US9971627B2 (ja)
EP (1) EP3123306A4 (ja)
JP (1) JP6304845B2 (ja)
KR (1) KR101834262B1 (ja)
CN (1) CN106062707A (ja)
WO (1) WO2015148608A1 (ja)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9298632B2 (en) * 2012-06-28 2016-03-29 Intel Corporation Hybrid cache state and filter tracking of memory operations during a transaction
US9037491B1 (en) 2013-11-26 2015-05-19 Square, Inc. Card reader emulation for cardless transactions
US9633070B2 (en) * 2014-03-31 2017-04-25 International Business Machines Corporation Increase database performance by reducing required communications and information transfers
US9720837B2 (en) * 2014-06-27 2017-08-01 International Business Machines Corporation Allowing non-cacheable loads within a transaction
US11809917B2 (en) 2014-07-14 2023-11-07 Oracle International Corporation Systems and methods for safely subscribing to locks using hardware extensions
US10521277B2 (en) * 2014-07-14 2019-12-31 Oracle International Corporation Systems and methods for safely subscribing to locks using hardware extensions
US10515354B1 (en) 2014-12-05 2019-12-24 Square, Inc. Discounted card not present rates following failed card present attempts
US10114638B2 (en) * 2014-12-15 2018-10-30 Cisco Technology, Inc. Command message generation and execution using a machine code-instruction
US20160179662A1 (en) * 2014-12-23 2016-06-23 David Pardo Keppel Instruction and logic for page table walk change-bits
US10019572B1 (en) * 2015-08-27 2018-07-10 Amazon Technologies, Inc. Detecting malicious activities by imported software packages
US10032031B1 (en) 2015-08-27 2018-07-24 Amazon Technologies, Inc. Detecting unknown software vulnerabilities and system compromises
US9772874B2 (en) * 2016-01-29 2017-09-26 International Business Machines Corporation Prioritization of transactions based on execution by transactional core with super core indicator
US10163107B1 (en) 2016-03-31 2018-12-25 Square, Inc. Technical fallback infrastructure
US10176241B2 (en) * 2016-04-26 2019-01-08 Servicenow, Inc. Identification and reconciliation of network resource information
US11868818B2 (en) * 2016-09-22 2024-01-09 Advanced Micro Devices, Inc. Lock address contention predictor
US11269640B2 (en) * 2017-02-13 2022-03-08 Qualcomm Incorporated Speculative transitions among modes with different privilege levels in a block-based microarchitecture
US10755281B1 (en) 2017-03-31 2020-08-25 Square, Inc. Payment transaction authentication system and method
US11593773B1 (en) 2017-03-31 2023-02-28 Block, Inc. Payment transaction authentication system and method
CN107066237B (zh) * 2017-04-17 2020-04-03 东软集团股份有限公司 一种数据处理方法及装置
KR101885030B1 (ko) * 2017-04-21 2018-08-02 전북대학교산학협력단 하이브리드 트랜잭셔널 메모리 시스템에서의 트랜잭션 처리 방법 및 트랜잭션 처리 장치
US20180315038A1 (en) 2017-04-28 2018-11-01 Square, Inc. Multi-source transaction processing
GB2567433B (en) * 2017-10-10 2020-02-26 Advanced Risc Mach Ltd Checking lock variables for transactions in a system with transactional memory support
KR102007117B1 (ko) * 2018-01-19 2019-08-02 전북대학교산학협력단 트랜잭션 처리 방법 및 트랜잭션 처리 시스템
KR102123616B1 (ko) * 2018-02-09 2020-06-17 한양대학교 산학협력단 충돌 페이지 리스트를 이용한 병렬 저널링 방법 및 그 장치
US10754776B2 (en) 2018-07-30 2020-08-25 International Business Machines Corporation Cache balance when using hardware transactional memory
US20200293365A1 (en) * 2019-03-15 2020-09-17 Intel Corporation Transactional page fault handling
KR102150597B1 (ko) * 2019-07-23 2020-09-01 전북대학교산학협력단 최적의 재시도 정책을 제공하는 하이브리드 트랜잭셔널 메모리 시스템의 운영 방법 및 하이브리드 트랜잭셔널 메모리 시스템
US11995350B2 (en) * 2020-12-23 2024-05-28 Red Hat, Inc. Prefetching container data in a data storage system
US20220222081A1 (en) * 2021-01-14 2022-07-14 Oracle International Corporation Vectorized sorted-set intersection using conflict-detection instructions optimized for small unpadded ordered sets

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070198978A1 (en) 2006-02-22 2007-08-23 David Dice Methods and apparatus to implement parallel transactions
US20090172299A1 (en) 2007-12-31 2009-07-02 Goodman James R System and Method for Implementing Hybrid Single-Compare-Single-Store Operations
US20090183159A1 (en) 2008-01-11 2009-07-16 Michael Maged M Managing concurrent transactions using bloom filters
US20100332765A1 (en) * 2009-06-29 2010-12-30 Sun Microsystems, Inc. Hierarchical bloom filters for facilitating concurrency control
US20130297967A1 (en) 2009-11-16 2013-11-07 International Business Machines Corporation Hybrid transactional memory (hybrid tm)

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5701503A (en) 1994-01-04 1997-12-23 Intel Corporation Method and apparatus for transferring information between a processor and a memory system
US5581729A (en) 1995-03-31 1996-12-03 Sun Microsystems, Inc. Parallelized coherent read and writeback transaction processing system for use in a packet switched cache coherent multiprocessor system
US5822755A (en) 1996-01-25 1998-10-13 International Business Machines Corporation Dual usage memory selectively behaving as a victim cache for L1 cache or as a tag array for L2 cache
US6240413B1 (en) 1997-12-22 2001-05-29 Sun Microsystems, Inc. Fine-grained consistency mechanism for optimistic concurrency control using lock groups
US7555603B1 (en) 1998-12-16 2009-06-30 Intel Corporation Transaction manager and cache for processing agent
EP1370966B1 (en) 2001-02-24 2010-08-25 International Business Machines Corporation A novel massively parrallel supercomputer
US6862646B2 (en) 2001-12-28 2005-03-01 Thomas J. Bonola Method and apparatus for eliminating the software generated ready-signal to hardware devices that are not part of the memory coherency domain
US7856537B2 (en) 2004-09-30 2010-12-21 Intel Corporation Hybrid hardware and software implementation of transactional memory access
US7685365B2 (en) 2004-09-30 2010-03-23 Intel Corporation Transactional memory execution utilizing virtual memory
US8813052B2 (en) 2005-12-07 2014-08-19 Microsoft Corporation Cache metadata for implementing bounded transactional memory
US8001538B2 (en) 2005-12-07 2011-08-16 Microsoft Corporation Software accessible cache metadata
US8180971B2 (en) 2005-12-09 2012-05-15 University Of Rochester System and method for hardware acceleration of a software transactional memory
US7809903B2 (en) 2005-12-15 2010-10-05 Intel Corporation Coordinating access to memory locations for hardware transactional memory transactions and software transactional memory transactions
US7870545B2 (en) 2005-12-16 2011-01-11 Intel Corporation Protecting shared variables in a software transactional memory system
US8924653B2 (en) 2006-10-31 2014-12-30 Hewlett-Packard Development Company, L.P. Transactional cache memory system
US20080189487A1 (en) 2007-02-06 2008-08-07 Arm Limited Control of cache transactions
US7516365B2 (en) * 2007-07-27 2009-04-07 Sun Microsystems, Inc. System and method for split hardware transactions
US8661204B2 (en) 2007-08-15 2014-02-25 University Of Rochester, Office Of Technology Transfer Mechanism to support flexible decoupled transactional memory
US7966459B2 (en) 2007-12-31 2011-06-21 Oracle America, Inc. System and method for supporting phased transactional memory modes
US8051248B2 (en) 2008-05-05 2011-11-01 Globalfoundries Inc. Transient transactional cache
US9367363B2 (en) * 2008-05-12 2016-06-14 Oracle America, Inc. System and method for integrating best effort hardware mechanisms for supporting transactional memory
US8627017B2 (en) 2008-12-30 2014-01-07 Intel Corporation Read and write monitoring attributes in transactional memory (TM) systems
US8103838B2 (en) * 2009-01-08 2012-01-24 Oracle America, Inc. System and method for transactional locking using reader-lists
US8266604B2 (en) 2009-01-26 2012-09-11 Microsoft Corporation Transactional memory compatibility management
US8095824B2 (en) * 2009-12-15 2012-01-10 Intel Corporation Performing mode switching in an unbounded transactional memory (UTM) system
US8316194B2 (en) 2009-12-15 2012-11-20 Intel Corporation Mechanisms to accelerate transactions using buffered stores
US8521995B2 (en) 2009-12-15 2013-08-27 Intel Corporation Handling operating system (OS) transitions in an unbounded transactional memory (UTM) mode
US8788766B2 (en) * 2010-02-18 2014-07-22 Oracle America, Inc. Software-accessible hardware support for determining set membership
US8352688B2 (en) 2010-11-15 2013-01-08 Advanced Micro Devices, Inc. Preventing unintended loss of transactional data in hardware transactional memory systems
US9274962B2 (en) 2010-12-07 2016-03-01 Intel Corporation Apparatus, method, and system for instantaneous cache state recovery from speculative abort/commit
US8612694B2 (en) 2011-03-07 2013-12-17 Advanced Micro Devices, Inc. Protecting large objects within an advanced synchronization facility
JP2013051388A (ja) 2011-08-01 2013-03-14 Hitachi Cable Ltd 窒化物系化合物半導体結晶及びその製造方法並びにｉｉｉ族窒化物半導体デバイス用基板
CN104220989B (zh) 2011-12-21 2017-12-12 英特尔公司 用于识别并且再现多线程程序中并发冲突的方法及系统
US9015419B2 (en) 2012-06-15 2015-04-21 International Business Machines Corporation Avoiding aborts due to associativity conflicts in a transactional environment
US9298632B2 (en) * 2012-06-28 2016-03-29 Intel Corporation Hybrid cache state and filter tracking of memory operations during a transaction

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070198978A1 (en) 2006-02-22 2007-08-23 David Dice Methods and apparatus to implement parallel transactions
US20090172299A1 (en) 2007-12-31 2009-07-02 Goodman James R System and Method for Implementing Hybrid Single-Compare-Single-Store Operations
US20090183159A1 (en) 2008-01-11 2009-07-16 Michael Maged M Managing concurrent transactions using bloom filters
US20100332765A1 (en) * 2009-06-29 2010-12-30 Sun Microsystems, Inc. Hierarchical bloom filters for facilitating concurrency control
US20130297967A1 (en) 2009-11-16 2013-11-07 International Business Machines Corporation Hybrid transactional memory (hybrid tm)

Also Published As

Publication number Publication date
JP2017509970A (ja) 2017-04-06
US9971627B2 (en) 2018-05-15
EP3123306A1 (en) 2017-02-01
US20150277967A1 (en) 2015-10-01
CN106062707A (zh) 2016-10-26
KR20160113207A (ko) 2016-09-28
WO2015148608A1 (en) 2015-10-01
EP3123306A4 (en) 2017-11-22
JP6304845B2 (ja) 2018-04-04

Similar Documents

Publication Publication Date Title
KR101834262B1 (ko) 하이브리드 트랜잭션 메모리 시스템에서 최대 동시실행을 가능케 하기
US8464261B2 (en) System and method for executing a transaction using parallel co-transactions
JP5507706B2 (ja) バッファリングストアを利用してトランザクションを高速化するための機構
US10268502B2 (en) Methods and apparatus to perform atomic transactions in nonvolatile memory under hardware transactional memory
US8365016B2 (en) Performing mode switching in an unbounded transactional memory (UTM) system
US9547524B2 (en) Methods and systems for enhancing hardware transactions using hardware transactions in software slow-path
US8402227B2 (en) System and method for committing results of a software transaction using a hardware transaction
US8255626B2 (en) Atomic commit predicated on consistency of watches
RU2501071C2 (ru) Механизм запроса поздней блокировки для пропуска аппаратной блокировки (hle)
US20070198978A1 (en) Methods and apparatus to implement parallel transactions
US20180322158A1 (en) Changing concurrency control modes
US8352688B2 (en) Preventing unintended loss of transactional data in hardware transactional memory systems
US8103838B2 (en) System and method for transactional locking using reader-lists
KR101970390B1 (ko) 2진 변환 기반 프로세서들에 의한 록 생략
EP2889769B1 (en) Processor with transactional capability and logging circuitry to report transactional operations
US9430380B2 (en) Managing memory transactions in a distributed shared memory system supporting caching above a point of coherency
KR20170123683A (ko) 로그 및 무 잠금(no lock)과 함께 비휘발성 메모리를 사용하는 공유 메모리에서의 하드웨어 트랜잭셔널 메모리를 위한 코히어런스 프로토콜
US10108464B2 (en) Managing speculative memory access requests in the presence of transactional storage accesses
TWI801603B (zh) 處理獨佔式載入指令的資料處理設備、方法及電腦程式
KR102594618B1 (ko) 락 어드레스 경합 예측자

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right