KR100521264B1 - Column driver integrated circuit and its driving method - Google Patents
Column driver integrated circuit and its driving method Download PDFInfo
- Publication number
- KR100521264B1 KR100521264B1 KR1019980001697A KR19980001697A KR100521264B1 KR 100521264 B1 KR100521264 B1 KR 100521264B1 KR 1019980001697 A KR1019980001697 A KR 1019980001697A KR 19980001697 A KR19980001697 A KR 19980001697A KR 100521264 B1 KR100521264 B1 KR 100521264B1
- Authority
- KR
- South Korea
- Prior art keywords
- integrated circuit
- column driver
- driver integrated
- output
- current buffer
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
- G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3614—Control of polarity reversal in general
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0291—Details of output amplifiers or buffers arranged for use in a driving circuit
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
이 발명은 고해상도의 티에프티 엘씨디(Thin Film Transistor Liquid Crystal Display) 모듈(module)에서 칼럼 드라이버 집적회로의 출력 버퍼 설계와 이를 이용한 구동방법에 관한 것으로서, 최대 데이터 전압 스윙(swing) 폭의 중심치 전압(Vc)을 유지하는 외부 전류 버퍼(OPext)를 연결하여, 칼럼 드라이버 집적회로(40) 내의 출력단 전류 버퍼(OP+, OP-)의 전류 공급 능력을 외부 전류 버퍼(OPext)가 분담하게 하므로써, 단일소자의 W/L비를 작게 하여 칩 설계 면적을 줄일 수 있고, 또한 고전압(high voltage) 구동에 의해 TFT LCD 패널(60)에 데이터 전압을 인가할 때 충전 또는 방전이 진행되는 1 수평주기(1H)의 일정 기간(1T) 동안 칼럼 드라이버 집적회로(40)의 제2스위치(SW2)를 외부 전류 버퍼(OPext)로 연결하므로써 TFT LCD 패널(60)의 데이터 전압의 충전 및 방전 속도를 빠르게 하는 효과를 가진, 칼럼 드라이버 집적회로 및 그 구동방법에 관한 것이다.The present invention relates to an output buffer design of a column driver integrated circuit and a driving method using the same in a high-resolution thin film transistor liquid crystal display module, and includes a center voltage of a maximum data voltage swing width. By connecting the external current buffer OPext holding (Vc), the external current buffer OPext shares the current supply capability of the output stage current buffers OP + and OP- in the column driver integrated circuit 40. One horizontal cycle (1H) during which charging or discharging proceeds when the data voltage is applied to the TFT LCD panel 60 by reducing the W / L ratio of the device and reducing the chip design area. The second switch SW2 of the column driver integrated circuit 40 is connected to the external current buffer OPext for a predetermined period (1T), thereby speeding up the charging and discharging of the data voltage of the TFT LCD panel 60. To The present invention relates to a column driver integrated circuit and a driving method thereof.
Description
이 발명은 칼럼 드라이버 집적회로(Column Driver IC) 및 그 구동방법에 관한 것으로서, 더욱 상세하게 말하자면 고해상도의 티에프티 엘씨디(Thin Film Transistor Liquid Crystal Display, 이하 TFT LCD) 모듈(module)에서 칼럼 드라이버 집적회로의 출력 버퍼 설계와 이를 이용한 구동방법에 관한 것이다.The present invention relates to a column driver integrated circuit (Column Driver IC) and a method of driving the same, and more specifically, to a column driver integrated circuit in a high-resolution thin film transistor liquid crystal display (TFFT) module The present invention relates to an output buffer design and a driving method using the same.
일반적인 TFT LCD는 PC(Personal Computer) 내의 그래픽 콘트롤러(Graphic Controller)에서 처리한 화상정보를 담은 디지털 데이터(Digital Data)를 받아 칼럼 드라이브 집적회로에서 액정 구동용 아날로그(analog) 신호, 즉 데이터 신호로 변환하여 액정에 인가함으로써 원하는 화상정보를 나타내는 표시(display) 장치이다.A general TFT LCD receives digital data containing image information processed by a graphic controller in a personal computer and converts it into a liquid crystal driving analog signal, that is, a data signal, in a column drive integrated circuit. To display the desired image information by applying to a liquid crystal.
이하 도면을 참조하여 종래기술을 설명한다.The prior art will be described below with reference to the drawings.
도1은 일반적인 구조로서 TFT LCD의 한 화소에 대한 등가 회로도이고, 도2는 도1의 TFT LCD의 한 화소에 인가되는 전압 파형도이다.1 is an equivalent circuit diagram of one pixel of a TFT LCD as a general structure, and FIG. 2 is a voltage waveform diagram applied to one pixel of the TFT LCD of FIG.
도1 및 도2에 도시되어 있듯이, 액정에는 대향전극전압(Vcom)을 기준으로 상하를 주기적으로 교번하는 데이터 전압(Vd)이 인가된다. 로우(Row) 드라이버 집적회로는 1 수평주기 마다 순차적으로 주사전극(Gn-1, Gn, Gn+1···)에 신호를 인가하여, 스위치(switch) 역할을 하는 TFT를 도통시킴으로써 액정용량 커패시터(Clc) 및 보존용량 커패시터(Cstg)에 칼럼 드라이버 집적회로(신호전극 구동 집적회로)로부터 데이터 전극으로 출력되는 데이터 전압을 충전하게 한다.As shown in FIGS. 1 and 2, the data voltage Vd periodically alternates up and down based on the counter electrode voltage Vcom is applied to the liquid crystal. The row driver integrated circuit sequentially applies a signal to the scan electrodes Gn-1, Gn, and Gn + 1 ... every one horizontal period, and conducts a TFT serving as a switch to form a liquid crystal capacitor. (Clc) and the storage capacitor Cstg are charged with the data voltage output from the column driver integrated circuit (signal electrode driver integrated circuit) to the data electrode.
현재 상기와 같은 기술을 사용하여 상품화되고 있는 TFT LCD는 고정세, 고해상도 및 대형화로 개발되고 있는 추세이다.TFT LCDs, which are currently being commercialized using the above technology, are being developed with high definition, high resolution, and large size.
그러나 상기 종래기술은 TFT LCD 패널이 대형화 및 고해상도로 설계됨에 따라 패널 데이터 배선이 갖는 기생용량이 커지므로, 이를 구동하기 위한 칼럼 드라이버 집적회로의 출력단 설계에 부담을 주게된다. 즉, 패널 데이터 배선의 큰 용량성 부하를 구동하기 위해서 칼럼 드라이버 집적회로 내의 출력단 전류 버퍼(current buffer)의 출력 전류를 크게 설계해야 하기 때문에 칩(chip) 설계에 있어서 단일 개별소자의 W/L비(Gate Width/Gate Length)를 크게 설계하게 되므로 칩 사이즈(size)가 커지는 문제가 있다. 또한, 칼럼 드라이버 집적회로의 출력 버퍼의 전류 구동 능력이 떨어지면 데이터 전압이 목표 전압까지 충전되지 않아 콘트라스트비(contrast ratio)가 저하되는 화질 문제가 일어난다.However, since the parasitic capacitance of the panel data wiring increases as the TFT LCD panel is designed to be large in size and high resolution, it burdens the output stage design of the column driver integrated circuit for driving the TFT LCD panel. In other words, in order to drive the large capacitive load of the panel data wiring, the output current of the current buffer of the output stage in the column driver integrated circuit must be largely designed. Since the (Gate Width / Gate Length) is designed to be large, there is a problem in that the chip size becomes large. In addition, when the current driving capability of the output buffer of the column driver IC decreases, the data voltage is not charged to the target voltage, thereby causing an image quality problem in which the contrast ratio is lowered.
따라서 이 발명의 목적은 상기 문제점을 해결하기 위해, 칩 사이즈를 크게 하지 않고도 용량성 부하가 큰 대형 및 고해상도 TFT LCD를 구동하기 위해 칼럼 드라이버 집적회로의 외부에 전류 버퍼를 연결하여 이를 칼럼 드라이버 집적회로에서 제어함으로써 데이터 전압의 천이를 빠르게 하는 칼럼 드라이버 집적회로 및 그 구동방법을 제공하는 것이다.Accordingly, an object of the present invention is to solve the above problems, by connecting a current buffer to the outside of the column driver integrated circuit to drive a large and high resolution TFT LCD with a large capacitive load without having to increase the chip size, which is a column driver integrated circuit. The present invention provides a column driver integrated circuit and a method of driving the same, which accelerate the transition of the data voltage by controlling the circuit.
상기 목적을 달성하기 위한 수단으로써 이 발명의 구성은, As a means for achieving the above object, the configuration of the present invention,
(+) 극성을 갖는 데이터 전압을 구동하는 (+) 전류 버퍼(OP+), (-) 극성을 갖는 데이터 전압을 구동하는 (-) 전류 버퍼(OP-) 및 입력되는 수평극성반전신호(HRVS)에 따라 상기 두 버퍼의 출력을 스위칭하여 출력하는 제1스위치(SW1)를 구비한 칼럼 드라이버 집적회로에 있어서,(+) Current buffer (OP +) for driving data voltage with positive polarity, (-) current buffer (OP-) for driving data voltage with (-) polarity and input horizontal polarity inversion signal (HRVS) In the column driver integrated circuit having a first switch (SW1) for switching and outputting the output of the two buffers according to,
입력되는 로드(Load) 신호의 일정 주기에 따라, 외부 출력 버퍼(OPext)의 출력과 상기 제1스위치(SW1)의 출력을 스위칭하여 출력하는 제2스위치(SW2)를 포함하는 것을 특징으로 한다.And a second switch SW2 for switching and outputting the output of the external output buffer OPext and the output of the first switch SW1 according to a predetermined period of the input load signal.
또, 상기 목적을 달성하기 위한 수단으로써 이 발명의 다른 구성은, Moreover, as a means for achieving the said objective, another structure of this invention is
티에프티 엘씨디 패널에 데이터 전압을 인가하는 칼럼 드라이버 집적회로의 구동방법에 있어서,In the driving method of a column driver integrated circuit for applying a data voltage to the TFT LCD panel,
1 수평주기의 일정 기간동안에는 외부 전류 버퍼의 출력이 제2스위치를 통해 상기 티에프티 엘씨디 패널로 출력되게 하고, 상기 일정 기간 이외의 기간동안에는 칼럼 드라이버 집적회로의 내부 전류 버퍼의 출력이 상기 제2스위치를 통해 티에프티 엘씨디 패널로 출력되게 하는 것을 특징으로 한다.During a certain period of one horizontal period, an output of an external current buffer is output to the TFT LCD panel through a second switch, and during a period other than the predetermined period, an output of an internal current buffer of the column driver integrated circuit is controlled by the second switch. It is characterized in that the output through the TFT LCD panel through.
상기한 구성에 의하여, 이 발명을 용이하게 실시할 수 있는 가장 바람직한 실시예의 구성 및 동작을 첨부된 도면을 참조로 하여 상세히 설명한다.By the above configuration, the configuration and operation of the most preferred embodiment that can easily implement the present invention will be described in detail with reference to the accompanying drawings.
도3은 이 발명의 실시예에 따른 다수개의 칼럼 드라이버 집적회로(Column Driver IC, 40)의 출력단을 나타낸 회로도이고,3 is a circuit diagram illustrating an output terminal of a plurality of column driver ICs 40 according to an embodiment of the present invention.
도4는 도3의 구동 파형도이고,4 is a driving waveform diagram of FIG. 3;
도5는 이 발명의 실시예에 따른 칼럼 드라이버 집적회로(40)에 로드(Load)신호가 하이(High)로 인가된 구간(T1)에서의 칼럼 드라이버 집적회로(40)의 제2스위치(SW2) 온 저항(Ron)과 TFT LCD 패널의 데이터 라인 배선 저항(Rd) 및 데이터 라인 등가 기생 용량(Cd)을 나타내는 등가 회로도이고,FIG. 5 shows a second switch SW2 of the column driver integrated circuit 40 in a section T1 in which a load signal is applied to the column driver integrated circuit 40 according to an embodiment of the present invention. ) Is an equivalent circuit diagram showing ON resistance (Ron), data line wiring resistance (Rd) and data line equivalent parasitic capacitance (Cd) of a TFT LCD panel,
도6은 이 발명의 실시예에 따른 다수개의 칼럼 드라이버 집적회로(40)가 적용된 TFT LCD 모듈의 블록도이다.6 is a block diagram of a TFT LCD module to which a plurality of column driver integrated circuits 40 is applied according to an embodiment of the present invention.
도3 내지 도6에 도시되어 있듯이, 칼럼 드라이버 집적회로부(1st, 2nd, 3rd···nth)는 다수개의 칼럼 드라이버 집적회로(40)로 이루어진다.As shown in Figs. 3 to 6, the column driver integrated circuit portions 1st, 2nd, and 3rd ... nth are composed of a plurality of column driver integrated circuits 40.
칼럼 드라이버 집적회로(40) 각각의 출력단은 데이터 전압 중심치(Vc)를 기준으로 (+) 극성과 (-) 극성을 갖는 데이터 전압을 구동하기 위한 (+) 전류 버퍼(OP+)와 (-)전류 버퍼(OP-)를 구비하며, 전체적으로 각각 (+) 전류 버퍼 뱅크(bank)와 (-) 전류 버퍼 뱅크를 구성한다. 두 전류 버퍼(OP+, OP-)의 출력은 제1스위치(SW1)에 의해 스위칭하며 출력되는데, 제1스위치(SW1)에 입력되는 HRVS 신호에 따라 (+) 전류 버퍼(OP+) 또는 (-) 전류 버퍼(OP-)의 출력이 제1스위치(SW1)를 통해 출력된다. 또 칼럼 드라이버 집적회로(40)의 외부에는 데이터 전압이 VH→VC, VL→VC로 천이(transition)시 전압 천이 속도를 빠르게 하기 위해 별도의 외부 전류 버퍼(OPext)가 연결된다. 외부 전류 버퍼(OPext)의 출력과 제1스위치(SW1)의 출력은 제2스위치(SW2)에 의해 스위칭되며, 제2스위치(SW2)에 입력되는 로드(Load) 신호의 일정 주기에 따라, 외부 전류 버퍼(OPext)의 출력 또는 제1스위치(SW1)의 출력이 TFT LCD 패널(60)로 출력된다. Each output terminal of the column driver integrated circuit 40 has a positive current buffer OP + and a negative voltage to drive a data voltage having a positive polarity and a negative polarity based on the data voltage center Vc. A current buffer OP− is provided, and constitutes a positive current buffer bank and a negative current buffer bank as a whole. The outputs of the two current buffers OP + and OP- are switched by the first switch SW1 and are outputted. The positive current buffer OP + or (-) according to the HRVS signal input to the first switch SW1. The output of the current buffer OP- is output through the first switch SW1. In addition, a separate external current buffer OPext is connected to the outside of the column driver integrated circuit 40 to speed up the voltage transition rate when the data voltage transitions from VH to VC and VL to VC. The output of the external current buffer OPext and the output of the first switch SW1 are switched by the second switch SW2 and according to a predetermined period of the load signal input to the second switch SW2, The output of the current buffer OPext or the output of the first switch SW1 is output to the TFT LCD panel 60.
더 상세하게 설명하면, 각 칼럼 드라이버 집적회로(40)의 제1스위치(SW1)는 입력되는 HRVS 신호에 따라 1 수평주기(1H) 마다 (+) 전류 버퍼(OP+)의 (+) 극성 데이터 전압 또는 (-) 전류 버퍼(OP-)의 (-) 극성의 데이터 전압을 교대로 선택하여 출력한다. 그리고 입력되는 Load 신호에 따라 제어되는 제2스위치(SW2)는 외부 전류 버퍼(OPext)의 출력 또는 제1스위치(SW1)의 출력을 스위칭하여 출력한다. 즉, Load 신호가 하이(high)인 구간(T1)에서는 외부 전류 버퍼(OPext)의 출력이 제2스위치(SW2)를 통해 TFT LCD 패널(60)로 출력되고, Load 신호가 로우(low)인 구간(T2)에서는 칼럼 드라이버 집적회로(40)의 내부 전류 버퍼인 (+) 전류 버퍼(OP+) 또는 (-) 전류 버퍼(OP-)의 출력이 제2스위치(SW2)를 통해 TFT LCD 패널(60)로 출력된다. In more detail, the first switch SW1 of each column driver integrated circuit 40 has a positive polarity data voltage of the positive current buffer OP + every one horizontal period 1H according to the input HRVS signal. Alternatively, the data voltage of the negative polarity of the negative current buffer OP- is alternately selected and output. The second switch SW2 controlled according to the input load signal switches and outputs the output of the external current buffer OPext or the output of the first switch SW1. That is, in the section T1 where the load signal is high, the output of the external current buffer OPext is output to the TFT LCD panel 60 through the second switch SW2, and the load signal is low. In the section T2, the output of the positive current buffer OP + or the negative current buffer OP−, which is an internal current buffer of the column driver integrated circuit 40, is transferred through the second switch SW2 to the TFT LCD panel ( 60).
이때, 주기(T1) 폭의 결정은 패널(60)의 용량성 부하의 크기에 따라 결정된다. 즉, 용량성 부하가 클수록 주기(T1)의 폭을 늘려 충전 및 방전 시간을 조절한다. 그리고, 주기(T1) 동안에는 데이터 라인끼리 서로 단락되어 바로 전 수평기간(1H)동안 충전된 전압극성에 따라 Vc 전압이 될 때까지, 즉 전하의 평형이 되는 전압수준까지 전하의 이동이 발생한다. 용량성 부하의 충전 및 방전에 필요한 전류는 대부분 전압 천이(transition)시 공급되어야 하고 외부 전류 버퍼(OPext)는 출력저항이 작으므로 데이터 전압이 천이할 때 필요한 대부분의 전류를 공급함으로써, 각 데이터 라인의 전하 균형이 이루어질 때까지 즉, 데이터 전압의 중심전압(Vc)이 될 때까지 전류의 충전 및 방전을 빠르게 할 수 있다. 결과적으로 데이터 전압이 VH→VL, VL→VH로 천이할 때 천이속도를 높이는 역할을 한다.At this time, the period T1 is determined according to the size of the capacitive load of the panel 60. In other words, as the capacitive load increases, the width of the period T1 is increased to control charge and discharge times. During the period T1, the transfer of charges occurs until the data lines are shorted to each other until the voltage Vc becomes equal to the voltage Vc according to the voltage polarity charged during the previous horizontal period 1H. Since most of the current required for charging and discharging capacitive loads must be supplied during voltage transition, and the external current buffer OPext has a small output resistance, each data line is supplied by supplying most of the current required when the data voltage transitions. The charging and discharging of the current can be accelerated until the charge balance is achieved, that is, until the center voltage Vc of the data voltage is achieved. As a result, when the data voltage transitions from VH-> VL, VL-> VH, the transition speed is increased.
한편, 이 발명의 구성요소 및 구동방법은 상기 실시예에 한정되지 않으며 요지를 벗어나지 않는 범위에서 변경실시 가능하다.On the other hand, the components and the driving method of the present invention are not limited to the above embodiments and can be changed within the scope not departing from the gist.
이상에서와 같이 이 발명의 실시예에서, 최대 데이터 전압 스윙(swing) 폭의 중심치 전압(Vc)을 유지하는 외부 전류 버퍼(OPext)를 연결하여, 칼럼 드라이버 집적회로(40) 내의 출력단 전류 버퍼(OP+, OP-)의 전류 공급 능력을 외부 전류 버퍼(OPext)가 분담하게 함으로써, 단일소자의 W/L비를 작게 하여 칩 설계 면적을 줄일 수 있고, 또한 고전압(high voltage) 구동에 의해 TFT LCD 패널(60)에 데이터 전압을 인가할 때 충전 또는 방전이 진행되는 1 수평주기(1H)의 일정 기간(1T) 동안 칼럼 드라이버 집적회로(40)의 제2스위치(SW2)를 외부 전류 버퍼(OPext)로 연결함으로써 TFT LCD 패널(60)의 데이터 전압의 충전 및 방전 속도를 빠르게 하는 효과를 가진, 칼럼 드라이버 집적회로 및 그 구동방법을 제공한다.As described above, in the embodiment of the present invention, the output stage current buffer in the column driver integrated circuit 40 by connecting an external current buffer OPext maintaining the center voltage Vc of the maximum data voltage swing width. By sharing the current supply capability of (OP +, OP-) with the external current buffer OPext, the W / L ratio of a single element can be reduced, thereby reducing the chip design area and also driving the TFT by high voltage driving. When the data voltage is applied to the LCD panel 60, the second switch SW2 of the column driver integrated circuit 40 may be connected to an external current buffer during a predetermined period 1T of one horizontal period 1H during which charging or discharging is performed. OPEX) provides a column driver integrated circuit and a driving method thereof having the effect of increasing the charge and discharge speed of the data voltage of the TFT LCD panel 60.
도1은 일반적인 구조로서 TFT LCD의 한 화소 등가 회로이다.1 is a pixel equivalent circuit of a TFT LCD as a general structure.
도2는 도1의 TFT LCD의 한 화소 등가 회로에 인가되는 전압 파형도이다.FIG. 2 is a voltage waveform diagram applied to one pixel equivalent circuit of the TFT LCD of FIG.
도3은 이 발명의 실시예에 따른 칼럼 드라이버 집적회로(Column Driver IC)의 출력단을 나타낸 회로도이다.3 is a circuit diagram showing an output terminal of a column driver integrated circuit according to an embodiment of the present invention.
도4는 도3의 구동 파형도이다.4 is a driving waveform diagram of FIG.
도5는 이 발명의 실시예에 따른 칼럼 드라이버 집적회로에 로드(Load)신호가 하이(High)로 인가된 구간(T1)에서의 칼럼 드라이버 집적회로의 제2스위치 저항과 TFT LCD 패널의 배선 저항 및 배선 기생 용량을 나타내는 등가 회로도이다.FIG. 5 is a view illustrating a second switch resistor of a column driver integrated circuit and a wiring resistance of a TFT LCD panel in a section T1 in which a load signal is applied to a column driver integrated circuit according to an embodiment of the present invention. And an equivalent circuit diagram showing wiring parasitic capacitance.
도6은 이 발명의 실시예에 따른 칼럼 드라이버 집적회로가 적용된 TFT LCD 모듈의 블록도이다.6 is a block diagram of a TFT LCD module to which a column driver integrated circuit according to an embodiment of the present invention is applied.
Claims (2)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019980001697A KR100521264B1 (en) | 1998-01-21 | 1998-01-21 | Column driver integrated circuit and its driving method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019980001697A KR100521264B1 (en) | 1998-01-21 | 1998-01-21 | Column driver integrated circuit and its driving method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR19990066079A KR19990066079A (en) | 1999-08-16 |
| KR100521264B1 true KR100521264B1 (en) | 2005-12-30 |
Family
ID=37306997
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019980001697A KR100521264B1 (en) | 1998-01-21 | 1998-01-21 | Column driver integrated circuit and its driving method |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR100521264B1 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100983449B1 (en) * | 2004-03-31 | 2010-09-20 | 매그나칩 반도체 유한회사 | Data enable circuit with reduced power consumption in lcd source driver ic |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04371997A (en) * | 1991-06-21 | 1992-12-24 | Seiko Epson Corp | Liquid crystal driving device |
| KR950027441A (en) * | 1994-03-11 | 1995-10-16 | 이헌조 | Y driving circuit of liquid crystal display |
| KR970050050A (en) * | 1995-12-28 | 1997-07-29 | 김광호 | Image signal supply control circuit of liquid crystal display device |
| KR19980015232A (en) * | 1996-08-20 | 1998-05-25 | 김광호 | Source driver with reduced output settling time |
-
1998
- 1998-01-21 KR KR1019980001697A patent/KR100521264B1/en not_active IP Right Cessation
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04371997A (en) * | 1991-06-21 | 1992-12-24 | Seiko Epson Corp | Liquid crystal driving device |
| KR950027441A (en) * | 1994-03-11 | 1995-10-16 | 이헌조 | Y driving circuit of liquid crystal display |
| KR970050050A (en) * | 1995-12-28 | 1997-07-29 | 김광호 | Image signal supply control circuit of liquid crystal display device |
| KR19980015232A (en) * | 1996-08-20 | 1998-05-25 | 김광호 | Source driver with reduced output settling time |
Also Published As
| Publication number | Publication date |
|---|---|
| KR19990066079A (en) | 1999-08-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6977635B2 (en) | Image display device | |
| US7079103B2 (en) | Scan-driving circuit, display device, electro-optical device, and scan-driving method | |
| EP1134721B1 (en) | Display apparatus comprising two display regions and portable electronic apparatus that can reduce power consumption, and method of driving the same | |
| JP3671973B2 (en) | Display driver, display device, and driving method | |
| KR100553325B1 (en) | Circuit and method for driving a capacitive load, and display device provided with a circuit for driving a capacitive load | |
| US7696970B2 (en) | Driving circuit, display device, and driving method for the display device | |
| US8368672B2 (en) | Source driver, electro-optical device, and electronic instrument | |
| US8797246B2 (en) | Driving circuit and voltage generating circuit and display unit using the same | |
| JP3879716B2 (en) | Display driver, display device, and driving method | |
| US6756959B2 (en) | Display driving apparatus and display apparatus module | |
| US10770018B2 (en) | Scanning signal line drive circuit, display device including the same, and scanning signal line driving method | |
| KR20080001097A (en) | Liquid crystal panel, data driver, liquid crystal display device having the same and driving method thereof | |
| JP2007279539A (en) | Driver circuit, and display device and its driving method | |
| WO2009116200A1 (en) | Display device and drive method for the same | |
| EP2128850A1 (en) | Display device, its driving circuit, and driving method | |
| EP2458581B1 (en) | Drive device for liquid crystal display panel | |
| KR100848953B1 (en) | Gate driving circuit of liquid crystal display | |
| US6628274B1 (en) | Display drive device, display device, hand-carry electronic device, and display driving method | |
| KR100521264B1 (en) | Column driver integrated circuit and its driving method | |
| KR20080091996A (en) | Shift register, liquid crystal display device having the same, and method of driving the same | |
| JP2006343748A (en) | Dual select diode (dsd) liquid crystal display (lcd) driving method and driving device | |
| JP2005128101A (en) | Liquid crystal display device | |
| KR20030055379A (en) | Liquid crystal display apparatus and mehtod of driving the same | |
| KR20110035421A (en) | Driving circuit for liquid crystal display device and method for driving the same | |
| KR100612103B1 (en) | High speed and low voltage LCD driving apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E902 | Notification of reason for refusal | ||
| E902 | Notification of reason for refusal | ||
| E701 | Decision to grant or registration of patent right | ||
| GRNT | Written decision to grant | ||
| FPAY | Annual fee payment |
Payment date: 20110916 Year of fee payment: 7 |
|
| LAPS | Lapse due to unpaid annual fee |