KR0183793B1 - Delay characteristic correction apparatus of image signal - Google Patents
Delay characteristic correction apparatus of image signal Download PDFInfo
- Publication number
- KR0183793B1 KR0183793B1 KR1019950062176A KR19950062176A KR0183793B1 KR 0183793 B1 KR0183793 B1 KR 0183793B1 KR 1019950062176 A KR1019950062176 A KR 1019950062176A KR 19950062176 A KR19950062176 A KR 19950062176A KR 0183793 B1 KR0183793 B1 KR 0183793B1
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- voltage
- error
- delay
- delay characteristic
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/77—Circuits for processing the brightness signal and the chrominance signal relative to each other, e.g. adjusting the phase of the brightness signal relative to the colour signal, correcting differential gain or differential phase
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
- H03H7/01—Frequency selective two-port networks
- H03H7/12—Bandpass or bandstop filters with adjustable bandwidth and fixed centre frequency
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
- H04N5/06—Generation of synchronising signals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/141—Analog devices
- H01L2924/142—HF devices
- H01L2924/1421—RF devices
- H01L2924/14211—Voltage-controlled oscillator [VCO]
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Television Signal Processing For Recording (AREA)
- Processing Of Color Television Signals (AREA)
Abstract
본 발명은 영상신호의 기록 및 재생시 휘도신호와 색신호 간에 발생하는 지연시간을 보정하기 위한 장치에 관한 것으로, 소정 배수의 동기신호 주파수신호를 발생하기 위한 전압제어발진수단; 전압제어발진수단의 출력신호를 분주하여 동기신호 주파수의 신호를 발생하기 위한 신호분주수단; 신호분주수단의 출력신호와 기준동기신호의 위상차에 의한 오차전압을 발생하고, 오차전압신호를 전압제어발진수단의 제어전압신호로 입력하는 위상비교수단; 위상비교수단에서 발생된 오차전압을 오차전류신호로 변환하기 위한 전압전류변환수단; 및 오차 전류신호에 따라 기록 및 재생시에 발생하는 휘도신호와 색신호의 지연시간을 보정하기 위한 지연특성보정수단을 포함함을 특징으로 한다.The present invention relates to a device for correcting a delay time occurring between a luminance signal and a color signal during recording and reproduction of a video signal, comprising: voltage controlled oscillation means for generating a synchronization signal frequency signal of a predetermined multiple; Signal dividing means for dividing an output signal of the voltage controlled oscillating means to generate a signal having a synchronization signal frequency; Phase comparison means for generating an error voltage due to a phase difference between the output signal of the signal division means and the reference synchronization signal, and inputting the error voltage signal as a control voltage signal of the voltage controlled oscillation means; Voltage current converting means for converting an error voltage generated by the phase comparing means into an error current signal; And delay characteristic correction means for correcting the delay time of the luminance signal and the color signal generated during recording and reproduction according to the error current signal.
본 발명에 의하면, 영상신호의 기록 및 재생시 신호처리방식의 차이에 따라 발생하는 휘도신호와 색신호의 기본적인 처리방식이 트림으로 인하여 발생되는 각각의 지연시간을 보정하는 장치를 집적회로 내부에 내장할 뿐만 아니라 자동조정이 가능한 장치를 구성한다.According to the present invention, a device for compensating for each delay time generated due to trimming of the luminance signal and the color signal generated by the difference in the signal processing method in recording and reproducing the video signal can be built in the integrated circuit. In addition, it configures a device that can be automatically adjusted.
Description
제1도는 본 발명에 의한 영상신호의 지연특성 보정장치의 구성블록도.1 is a block diagram of a device for correcting a delay characteristic of a video signal according to the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
11 : 전압제어발진기 12 : 분주기11: voltage controlled oscillator 12: divider
13 : 위상비교기 14 : 전압/전류 변환기13: phase comparator 14: voltage / current converter
15 : 기록지연보정회로 16 : 재생지연보정회로15: recording delay correction circuit 16: playback delay correction circuit
본 발명은 VHS(Video Home System) 비디오테이프레코더(Video Tape Recoder)의 영상신호 처리장치에 관한 것으로, 특히 영상신호의 기록 및 재생시 휘도신호와 색신호 간에 발생하는 지연시간을 보정하기 위한 장치에 관한 것이다.The present invention relates to a video signal processing apparatus of a video home system (VHS) video tape recorder, and more particularly, to an apparatus for correcting a delay time between a luminance signal and a color signal during recording and reproduction of a video signal. will be.
종래의 비디오테이프레코더에서는 기록시 지연특성을 조정할 수 있는 회로 및 재생시 지연특성을 조정할 수 있는 회로, 이 두 개의 회로부분이 집적회로 외부에 별도로 구성되어 있으며, 이들은 각각 저역통과필터(Low Pass Filter)로 구성되어 있다.In the conventional video tape recorder, a circuit capable of adjusting the delay characteristic during recording and a circuit capable of adjusting the delay characteristic during playback, two circuit parts are separately formed outside the integrated circuit, each of which is a low pass filter. It consists of).
본 발명의 목적은 지연특성 보정회로를 집적회로 내부에 내장하고, 온도나 전원전압의 변동에도 지연특성이 자동으로 조정가능한 영상신호의 지연특성 보정장치를 제공하는데 있다.SUMMARY OF THE INVENTION An object of the present invention is to provide a delay characteristic correction apparatus for a video signal incorporating a delay characteristic correction circuit in an integrated circuit and automatically adjusting the delay characteristic even when a temperature or a power supply voltage changes.
상기의 목적을 달성하기 위한 본 발명에 의한 영상신호의 지연특성 보정장치는, 영상신호 처리장치에서, 기록 및 재생 시에 발생하는 휘도신호와 색신호의 지연시간을 보정하기 위한 영상신호의 지연특성 보정장치에 있어서, 입력되는 제어전압신호에 따라 발진주파수가 조정되어, 소정 배수의 동기신호 주파수의 신호를 발생하기 위한 전압제어발진수단; 상기 전압제어발진수단의 출력신호를 분주하여 동기신호 주파수의 신호를 발생하기 위한 신호분주수단; 상기 신호분주수단의 출력신호와 기준동기신호와의 위상을 비교하여, 상기 두 신호의 위상차에 의한 오차전압을 발생하고, 상기 오차전압신호를 상기 전압제어발진수단의 제어전압신호로 입력하는 위상비교수단; 상기 위상비교수단에서 발생된 오차전압을 오차전류신호로 변환하기 위한 전압전류변환수단; 및 상기 전압전류변환수단에서 발생된 오차전류신호가 입력되어, 상기 오차전류신호에 따라 기록 및 재생시에 발생하는 휘도신호와 색신호의 지연시간을 보정하기 위한 지연특성보정수단을 포함함을 특징으로 한다.The delay characteristic correction apparatus of a video signal according to the present invention for achieving the above object, in the video signal processing apparatus, the delay characteristic correction of the video signal for correcting the delay time of the luminance signal and the color signal generated during recording and playback An apparatus, comprising: voltage controlled oscillation means for adjusting an oscillation frequency in accordance with an input control voltage signal to generate a signal having a predetermined multiple of a synchronization signal frequency; Signal division means for dividing an output signal of the voltage controlled oscillation means to generate a signal having a synchronization signal frequency; Phase comparison between the output signal of the signal dividing means and the reference synchronous signal to generate an error voltage due to the phase difference between the two signals, and inputting the error voltage signal as a control voltage signal of the voltage controlled oscillation means. Way; Voltage current conversion means for converting the error voltage generated by the phase comparing means into an error current signal; And delay characteristic correction means for correcting the delay time of the luminance signal and the color signal generated during recording and reproduction according to the error current signal by inputting the error current signal generated by the voltage current converting means. .
이하에서 첨부한 도면을 참조하여, 본 발명을 더욱 자세하게 설명하고자 한다.Hereinafter, the present invention will be described in more detail with reference to the accompanying drawings.
제1도는 본 발명에 의한 영상신호와 지연특성 보정장치의 구성블럭도를 도시한 도면이다. 도면에서 11은 320fH 전압제어발진기(Voltage Control Oscillator; VCO), 12는 1/320분주기, 13은 위상비교기, 14는 전압/전류(V/I) 변환기, 15는 기록지연보정회로(RECDLEQ), 그리고 16은 재생지연보정회로(PB DLEQ)이다. 그리고 21은 320fH 전압제어발진기(11)의 출력신호, 22는 1/320분주기(12)의 출력신호, 23은 위상비교기(13)의 출력전압(오차전압), 그리고 24는 전압/전류변환기(14)의 출력신호(오차전류)를 나타낸다. 여기서 fH는 동기신호 주파수를 말한다. 집적회로 내부에 내장되는 지연특성 보정회로(REC/PB DLEQ)(15,16) 및 320fH 전압제어발진기(1)는 오퍼레이셔널 트랜스컨덕턴스 증폭기(Operational Transconductance Amplifier ; OTA) 코어(CORE)를 기본으로 각각 저역통과필터, 대역통과필터로 구성된다.1 is a block diagram showing the configuration of an image signal and a delay characteristic correction apparatus according to the present invention. In the figure, 11 is a 320fH Voltage Control Oscillator (VCO), 12 is a 1/320 divider, 13 is a phase comparator, 14 is a voltage / current (V / I) converter, 15 is a write delay correction circuit (RECDLEQ). And 16 is a PB DLEQ. And 21 is an output signal of the 320 fH voltage controlled oscillator 11, 22 is an output signal of the 1/320 divider 12, 23 is an output voltage (error voltage) of the phase comparator 13, and 24 is a voltage / current converter. The output signal (error current) of (14) is shown. Where fH is the synchronization signal frequency. The delay characteristic correction circuit (REC / PB DLEQ) (15, 16) and the 320 fH voltage controlled oscillator (1) embedded in the integrated circuit are based on an Operational Transconductance Amplifier (OTA) core (CORE). Each consists of a low pass filter and a band pass filter.
이러한 OTA필터는 독립성이 높은 단위회로 요소의 조합으로 구성되기 때무에 자유도가 높고 트랜스컨덕턴스를 변화시킴으로서 320fH 전압제어발진기(11)의 발진주파수 및 지연특성 보정회로(REC/PB DLEQ)(15,16)의 지연특성을 가변시킬 수 있으므로, 자동조정에 적합하고 칩 내부의 저항비 등 소자의 페어(PAIR)특성이 양호하면 복수의 필터 및 지연특성보정을 일반적으로 조정가능한 특징이 있다.Since the OTA filter is composed of a combination of unit circuit elements having high independence, the oscillation frequency and delay characteristic correction circuit (REC / PB DLEQ) of the 320 fH voltage controlled oscillator 11 is changed by changing the transconductance with a high degree of freedom. Since the delay characteristic of the circuit can be varied, a plurality of filters and delay characteristic correction can generally be adjusted if the device is suitable for automatic adjustment and the PAIR characteristic of the element such as the resistance ratio inside the chip is good.
제1도에 도시된 바와 같이 이러한 특징을 갖는 OTA필터로 전압제어발진기(11)가 구성되기 때문에 어떠한 원인에 의하여 발진주파수가 변하게 될지라도 전압제어발진기(11)와 지연특성 보정회로(15,16)의 변화량은 상대적으로 같게 된다.As shown in FIG. 1, since the voltage-controlled oscillator 11 is composed of an OTA filter having such a characteristic, the voltage-controlled oscillator 11 and the delay characteristic correction circuits 15 and 16, even if the oscillation frequency is changed by any cause. ), The amount of change is relatively the same.
320fH 전압제어발진기(11)는 자동조정 루프(Phase Locked Loop ; PLL)에 의하여 원래 설계된 320fH(fH=동기신호 주파수)로 정확하게 발진한다. 즉 기준신호 fH와 1/320분주기(12)를 통한 신호(22)가 위상비교기(13)에서 위상비교가 수행되며, 두 신호의 위상차에 의하여 오차전압(23)을 발생하며, 그 신호(23)는320fH 전압제어발진기(11)에 입력되고, 전압제어발진기(11)는 원래 설계된 320fH로 정확하게 발진할 수 있다.The 320fH voltage controlled oscillator 11 oscillates accurately at 320fH (fH = synchronized signal frequency) originally designed by a phase locked loop (PLL). That is, the phase comparison is performed in the phase comparator 13 by the reference signal fH and the signal 22 through the 1/320 divider 12, and generate an error voltage 23 by the phase difference of the two signals. 23 is input to the 320fH voltage controlled oscillator 11, and the voltage controlled oscillator 11 can accurately oscillate to 320fH originally designed.
이때 발생된 오차전압(23)은 전압/전류변환기(14)로 입력되며, 전압/전류변환기(14)는 이 오차전압(23)을 오차전류(24)로 변환하며, 그 전류(24)는 지연특성 보정회로(15,16)로 인가된다. 지연특성 보정회로(15,16)는 그 오차전류(24)에 따라 설계된 지연특성으로 자동제어가 가능하다.The generated error voltage 23 is input to the voltage / current converter 14, and the voltage / current converter 14 converts the error voltage 23 into the error current 24, and the current 24 is To the delay characteristic correction circuits 15 and 16. The delay characteristic correction circuits 15 and 16 can be automatically controlled with a delay characteristic designed according to the error current 24.
위와 같이 구성된 영상신호의 지연특성 보정장치의 동작은 다음과 같다.The operation of the delay characteristic correction apparatus of the video signal configured as described above is as follows.
예를 들어 초기의 전압제어발진기(11)의 발진주파수가 320fH보다 낮은 경우, 기록 및 재생 지연특성 보정회로(15,16)의 지연특성은 상향으로 분포하게 된다. 낮은 발진주파수 신호 21은 1/320분주기(12)로 입력되고, 그 출력신호 22는 기준신호 fH와 위상비교기(13)에서 위상비교하며, 그에 따라 오차전압 23은 상승하게 된다. 이때의 오차전압 23은 다시 전압제어발진기(11)로 입력되어 발진주파수가 높아지는 방향으로 제어된다. 이러한 과정을 반복하면서 일정 시간이 지나면 PLL이 락(LOCK)되어 전압제어발진기(11)는 정확한 320fH의 신호를 발진하게 된다.For example, when the oscillation frequency of the initial voltage controlled oscillator 11 is lower than 320 fH, the delay characteristics of the recording and reproduction delay characteristic correction circuits 15 and 16 are distributed upward. The low oscillation frequency signal 21 is input to the 1/320 frequency divider 12, and the output signal 22 is compared in phase with the reference signal fH and the phase comparator 13, thereby increasing the error voltage 23. At this time, the error voltage 23 is input to the voltage controlled oscillator 11 and is controlled in a direction in which the oscillation frequency increases. Repeating this process, after a certain time passes, the PLL is locked and the voltage controlled oscillator 11 oscillates an accurate signal of 320 fH.
또한 위상비교기에서 발생되는 오차전압(23)은 전압/전류변환기(14)로도 입력되며, 전압/전류변환기(14)는 오차전압(23)을 오차전류(24)로 변환하며, 그 오차전류(24)는 전압제어발진기(11)와 동일한 구조로 되어있는 재생/기록 지연특성 보정회로(15,16)로 입력되어 하향쪽으로 자동조정되어 원래의 지연특성으로 된다.The error voltage 23 generated by the phase comparator is also input to the voltage / current converter 14, and the voltage / current converter 14 converts the error voltage 23 into the error current 24, and the error current ( 24 is inputted to the reproduction / recording delay characteristic correction circuits 15 and 16 having the same structure as the voltage controlled oscillator 11, and automatically adjusted downward to become the original delay characteristic.
반대로 전압제어발진기(11)의 발진주파수가 높으면 상술한 바와 반대 방법으로 동작하여, 결과적으로 재생/기록 지연특성 보정회로(15,16)의 지연특성이 자동 조절 가능하게 된다.On the contrary, if the oscillation frequency of the voltage controlled oscillator 11 is high, it operates in the opposite manner as described above, and as a result, the delay characteristics of the reproduction / write delay characteristic correction circuits 15 and 16 can be automatically adjusted.
이러한 지연특성 보정회로를 집적회로 내부에 내장한다면 외부 부품의 삭감, 세트 제작시의 비용 절감 등의 큰 효과를 얻을 수 있을 것이며, 온도나 전원전압의 변동에도 지연특성이 자동으로 조정가능하다면 전체적으로 영상신호 처리를 위한 시스템의 구성이 간단하게 이루어질 수 있을 것이다.If the delay characteristic correction circuit is built in the integrated circuit, it will be able to reduce the external components and reduce the cost of manufacturing the set.If the delay characteristic can be automatically adjusted even when the temperature or the power voltage is changed, the whole image The configuration of the system for signal processing may be made simple.
또한 종래의 색신호 처리에 사용되는 320fH VCO를 이용한 자동조정시스템이기 때문에 보다 간단하면서도 원하는 지연특성을 정확하게 얻을 수 있다.In addition, since the automatic adjustment system using the 320fH VCO used in the conventional color signal processing, it is possible to obtain the desired delay characteristics more simply and accurately.
본 발명에 의한 영상신호의 지연특성 보정장치에 의하면, VHS 비디오테이프레코더의 영상신호 처리에 있어서, 영상신호의 기록 및 재생시 신호처리방식의 차이에 따라 발생하는 휘도신호와 색신호의 기본적인 처리방식이 트림으로 인하여 발생되는 각각의 지연시간을 보정하는 장치를 집적회로 내부에 내장할 뿐만 아니라 자동조정이 가능한 장치를 구성한다.According to the delay characteristic correction apparatus of the video signal according to the present invention, in the video signal processing of the VHS video tape recorder, the basic processing method of the luminance signal and the color signal generated according to the difference in the signal processing method at the time of recording and reproducing the video signal is A device for compensating for each delay caused by trim is incorporated in the integrated circuit, and a device capable of automatic adjustment is also included.
본 발명은 상기의 실시예에 한정되지 않으며, 많은 변형들이 본 발명이 속한 기술 분야에서 통상의 지식을 가진 자에 의해 가능함은 명백하다.The present invention is not limited to the above embodiments, and it is apparent that many modifications are possible by those skilled in the art.
Claims (4)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019950062176A KR0183793B1 (en) | 1995-12-28 | 1995-12-28 | Delay characteristic correction apparatus of image signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019950062176A KR0183793B1 (en) | 1995-12-28 | 1995-12-28 | Delay characteristic correction apparatus of image signal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR970058037A KR970058037A (en) | 1997-07-31 |
| KR0183793B1 true KR0183793B1 (en) | 1999-05-01 |
Family
ID=19446141
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019950062176A KR0183793B1 (en) | 1995-12-28 | 1995-12-28 | Delay characteristic correction apparatus of image signal |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR0183793B1 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100498410B1 (en) * | 1997-08-26 | 2005-09-02 | 삼성전자주식회사 | Automatic correction device and method for delay characteristics during recording / playback of video signal |
| KR100475029B1 (en) * | 1998-01-06 | 2005-07-18 | 삼성전자주식회사 | Automatic correction device for delay characteristics during recording / playback of video signals |
-
1995
- 1995-12-28 KR KR1019950062176A patent/KR0183793B1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR970058037A (en) | 1997-07-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5636254A (en) | Signal processing delay circuit | |
| JP3255418B2 (en) | Digitally controlled crystal oscillator | |
| EP0171022A2 (en) | Signal delay device | |
| US5534823A (en) | Phase locked loop (PLL) circuit having variable loop filter for shortened locking time | |
| US5289506A (en) | Automatic frequency control circuit | |
| US4476490A (en) | Horizontal scanning frequency multiplying circuit | |
| US5568078A (en) | Clock delay compensating and duty controlling apparatus of a phase-locked loop | |
| US6150855A (en) | Phase-locked loop and resulting frequency multiplier | |
| US5574515A (en) | Voltage controlled oscillator circuit and automatic fine tuning circuit for TV | |
| KR0183793B1 (en) | Delay characteristic correction apparatus of image signal | |
| JPH10163757A (en) | Voltage controlled oscillator | |
| US4607360A (en) | Time-axis correcting circuit for recorded data reproducing device | |
| US4816782A (en) | Modulation sensitivity correction circuit for voltage-controlled oscillator | |
| KR100475029B1 (en) | Automatic correction device for delay characteristics during recording / playback of video signals | |
| US4803445A (en) | Variable frequency oscillator | |
| JP3326286B2 (en) | PLL frequency synthesizer circuit | |
| EP0346623A2 (en) | A circuit for high-efficiency tuning video frequencies | |
| KR100498410B1 (en) | Automatic correction device and method for delay characteristics during recording / playback of video signal | |
| JP2002314413A (en) | Phase locked loop circuit | |
| JPH0749870Y2 (en) | PLL circuit | |
| JP2637956B2 (en) | Time axis correction device | |
| US5021752A (en) | Voltage controlled oscillator (VCO) | |
| JPS5846586Y2 (en) | Circuit with phase locked loop | |
| JP2592675B2 (en) | Phase locked loop circuit adjustment method | |
| JPH06232742A (en) | Frequency synthesizer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E701 | Decision to grant or registration of patent right | ||
| GRNT | Written decision to grant | ||
| FPAY | Annual fee payment |
Payment date: 20061128 Year of fee payment: 9 |
|
| LAPS | Lapse due to unpaid annual fee |