KR0137737B1 - Fabrication method of semiconductor device - Google Patents

Fabrication method of semiconductor device

Info

Publication number
KR0137737B1
KR0137737B1 KR1019930024872A KR930024872A KR0137737B1 KR 0137737 B1 KR0137737 B1 KR 0137737B1 KR 1019930024872 A KR1019930024872 A KR 1019930024872A KR 930024872 A KR930024872 A KR 930024872A KR 0137737 B1 KR0137737 B1 KR 0137737B1
Authority
KR
South Korea
Prior art keywords
pattern
mask
film
phase inversion
photosensitive film
Prior art date
Application number
KR1019930024872A
Other languages
Korean (ko)
Other versions
KR950015577A (en
Inventor
김영식
함영목
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019930024872A priority Critical patent/KR0137737B1/en
Publication of KR950015577A publication Critical patent/KR950015577A/en
Application granted granted Critical
Publication of KR0137737B1 publication Critical patent/KR0137737B1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Preparing Plates And Mask In Photomechanical Process (AREA)

Abstract

본 발명은 반도체 소자의 제조방법에 관한 것으로, 크롬패턴만을 사용하는 마스크보다 패턴의 해상도를 높일 수 있는 포지티브형 위상반전마스크를 이용하여 웨이퍼에 전사할때, 위상반전층패턴이 석영기판에 직접 맞닿은 부분의 가장자리에서 불필요한 패턴이 남는 것을 방지하기 위해 상기 불필요한 패턴이 남는 곳을 노광하는 마스크를 하나 더 제조하여 이중노광함으로써 소자분리 패턴을 형성하는 기술이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a semiconductor device, wherein a phase inversion layer pattern directly contacts a quartz substrate when transferred to a wafer using a positive phase inversion mask that can increase the resolution of a pattern than a mask using only chromium patterns. In order to prevent unnecessary patterns from remaining at the edges of the portion, a mask for exposing a portion where the unnecessary patterns remain is manufactured and double exposure to form a device isolation pattern.

Description

반도체소자의 제조방법Manufacturing method of semiconductor device

제1도는 종래 기술에 의해 크롬패턴 상부에 위상반전패턴을 구비시킨 제1마스크를 도시한 레이아웃도.1 is a layout diagram illustrating a first mask having a phase inversion pattern on a chromium pattern according to the related art.

제2도는 제1도의 마스크를 사용하여 감광막패턴을 형성한 것을 도시한 레이아웃도.FIG. 2 is a layout showing formation of a photosensitive film pattern using the mask of FIG.

제3(a)도 내지 제3(d)도는 제1도의 마스크를 사용하여 감광막을 노광시킨 다음, 본 발명에 의해 제조된 마스크를 이용하여 다시 감광막 노광시킨 후, 공정을 진행한 것을 도시한 단면도.3 (a) to 3 (d) are cross-sectional views showing that the photoresist film is exposed using the mask of FIG. 1, and then the photoresist film is exposed again using the mask manufactured by the present invention, and then the process is performed. .

제4도는 제1도의 마스크를 사용할때 비노광되는 감광막을 노광시키기 위해 본 발명에 의해 제조된 제2마스크를 도시한 레이아웃도.FIG. 4 is a layout diagram showing a second mask made by the present invention for exposing the unexposed photoresist film when using the mask of FIG.

*도면의 주요부부에 대한 부호의 설명** Explanation of symbols for main parts of drawings *

1:석영기판2:크롬패턴1: Quartz substrate 2: Chrome pattern

3:위상반전층패턴4,6,13:감광막패턴3: Phase inversion layer pattern 4, 6, 13: Photoresist pattern

5:산화막7:질화막5: oxide film 7: nitride film

7a:질화막패턴9:감광막7a: nitride film pattern 9: photosensitive film

9a:감광막패턴10:실리콘기판9a: Photoresist pattern 10: Silicon substrate

11a:노광지역11b,11b':비노광지역11a: exposed areas 11b, 11b ': non-exposed areas

17:소자분리 산화막20:제1마스크17: device isolation oxide film 20: first mask

30:제2마스크30: second mask

본 발명은 반도체소자의 제조방법에 관한 것으로, 특히 포지티브형 위상반전 마스크(phase shift mask)를 사용하여 패턴을 형성할 때 위상반전층 패턴의 가장자리 부분에서 불필요한 패턴이 남는 문제점을 해결하기 위하여 별도의 마스크를 사용하여 한번을 노광 더 실시하여 포지티브형 감광막패턴을 형성하는 기술이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a semiconductor device, and in particular, to solve a problem in which unnecessary patterns remain at the edges of a phase shift layer pattern when a pattern is formed using a positive phase shift mask. It is a technique of forming a positive photosensitive film pattern by exposing one more time using a mask.

종래에는 석영기판위에 크롬패턴을 형성한 마스크를 사용하였는데, 집적도가 높아짐에 따라 크롬패턴이 형성된 마스크를 사용할 경우, 투과되는 광은 인접한 패턴간에 서로 동위상이기 때문에 패턴의 경계부에서 빛의 회절 및 간섭이 심해져서 패턴이 분리되지 않으므로 해상도가 저하되는 문제가 발생한다. 그로인하여, 미세패턴을 디파인(define)하기 위하여 크롬패턴에 위상반전패턴을 형성한 위상반전마스크가 대두되었다.Conventionally, a mask in which a chromium pattern is formed on a quartz substrate is used. When using a mask in which a chromium pattern is formed as the degree of integration increases, the transmitted light is in phase with each other between adjacent patterns, so that diffraction and interference of light at the boundary of the pattern This becomes worse and the pattern is not separated, resulting in a problem that the resolution is lowered. As a result, a phase inversion mask in which a phase inversion pattern was formed on a chrome pattern in order to fine-fine a fine pattern has emerged.

상기 위상반전마스크는 크롬패턴 사이로 들어오는 빛의 파장이 위상반전층을 통과할때 180°반전되어 인접하는 패턴간에 위상을 역위상으로 만들어주기 때문에 패턴의 경계부에서 회절 및 간섭이 최소로 줄게되어 패턴이 분리되므로 미세패턴의 해상가 증가된다.The phase inversion mask is reversed 180 ° when the wavelength of light coming between the chromium patterns passes through the phase inversion layer, making the phase out of phase between adjacent patterns, thereby minimizing diffraction and interference at the boundary of the pattern. The separation increases the resolution of the fine pattern.

한편, 소자분리 패턴을 형성하기 위하여 위상반전마스크로서의 효과가 좋은 레벤슨형을 적용하려면 마스크 특성상 네가티브형 감광막을 사용하여야 했다. 그러나, 현재 사용하는 모든 공정이 포지티브형 감광막 공정에 맞추어 있어 네가티브형 감광막용 위상반전마스크를 사용하는 경우, 모든 공정을 네가티브형 감광막 공정으로 바꾸어야 하기 때문에 제조비용이 추가되고, 화학합성으로 제조되어 노광된 부분이 남아야 하는 네가티브형 감광막은 노광되지 않는 부분이 패턴이 되는 포지티브형 감광막에 비해 특성이 떨어진다.On the other hand, in order to apply the Levenson type, which is effective as a phase inversion mask, in order to form an isolation pattern, a negative photosensitive film had to be used in view of mask characteristics. However, if all the current processes are used for the positive photoresist process, and the phase inversion mask for the negative photoresist film is used, all the processes have to be changed to the negative photoresist process, which adds manufacturing cost and is manufactured by chemical synthesis to expose the process. The negative photosensitive film in which the portion to be left remains inferior to the positive photosensitive film in which the unexposed portion becomes a pattern.

그리고, 근본적으로 노광후 계속적인 노광현상으로 인한 패턴 크기의 변화로 인하여 실공정에의 적용이 어렵고, 인접한 패턴의 경우에는 같은 위상으로 빛이 통과할때 간섭 효과에 의하여 크기 조절이 어려워 마스크 패턴 디자인시 형성하고자 하는 크기를 고려하여 보정하여야 한다.In addition, it is difficult to apply to the actual process due to the change of the pattern size due to the continuous exposure phenomenon after exposure, and in the case of the adjacent pattern, the size adjustment is difficult due to the interference effect when light passes through the same phase. It should be corrected considering the size to be formed.

위상반전마스크를 사용하는 소자분리 공정의 종래기술을 제1도 및 제2도를 참조하여 설명하기로 했다.The prior art of the device isolation process using the phase inversion mask will be described with reference to FIGS. 1 and 2.

제1도는 공지의 기술로 위상반전마스크를 제조한 것을 도시한 것으로, 석영기판(1)의 상부에 소자분리용 크롬패턴(2)과 위상반전층패턴(3)을 형성한 포지티브형 감광막용 위상만전마스크를 도시한 레이아웃도이다. 상기 위상반전층패턴(3)은 일정 간격 이격시켜 형성하는 것이 효율이 좋다.FIG. 1 shows the manufacture of a phase inversion mask by a known technique. The phase for a positive photoresist film in which a chromium pattern 2 and a phase inversion layer pattern 3 are formed on the quartz substrate 1. It is a layout diagram which shows a perfect mask. The phase inversion layer pattern 3 may be formed to be spaced apart at regular intervals.

제2도는 제1도에 도시된 포지티브형 위상반전마스크를 이용하여 실리콘기판(10)상부에 감광막패턴(6)을 형성한 것으로, 상기 포지티브형 위상반전마스크의 위상 반전층패턴(3)을 통과하는 광의 위상이 180도로 반전되는 효과에 의해 감광막패턴(6)의 높은 해상도를 유지하는 한편, 위상반전층패턴(3)이 석영기판(1)에 직접 도포되는 가장자리 부분에서는 180°위상반전이 일어나는 부분과 위상반전이 일어나지 않는 부분이 만나는 곳에 불필요한 감광막패턴(4)이 남게되는 문제점이 발생한다.FIG. 2 is a photosensitive film pattern 6 formed on the silicon substrate 10 using the positive phase inversion mask shown in FIG. 1, and passes through the phase inversion layer pattern 3 of the positive phase inversion mask. The high resolution of the photoresist pattern 6 is maintained by the effect of inverting the phase of light by 180 degrees, while the phase inversion of 180 ° occurs at the edge portion where the phase inversion layer pattern 3 is directly applied to the quartz substrate 1. A problem arises in that an unnecessary photosensitive film pattern 4 remains where a portion meets a portion where phase inversion does not occur.

따라서, 본 발명은 포지티브형 위상반전마스크를 이용하여 감광막을 노광시킨 다음, 부분에 패턴 남는 것을 방지하기 위해 불필요한 부분이 노광되도록 또다른 마스크를 제작하여 다시 노광시킴으로써, 정상적인 감광막패턴을 제공하는데 그 목적이 있다.Accordingly, the present invention provides a normal photoresist pattern by exposing a photoresist film using a positive phase inversion mask, and then exposing another mask to expose an unnecessary part to prevent a pattern from remaining in the part. There is this.

이상의 목적을 달성하기 위한 본 발명의 특징은, 실리콘기판의 상부에 산화막, 질화막 및 감광막을 도포한 후, 석영기판에 크롬패턴과 위상반전패턴이 구비된 소자분리용 제1마스크를 이용하여 상기 감광막을 노광시키는 공정과, 상기 석영기판과 직접 맞닿는 위상반전패턴 가장자리부에 창을 형성한 제2마스크로 상기 노광공정시 노광되지 않은 감광막을 노광시키는 공정과, 현상공정으로 노광된 감광막을 제거하여 감광막패턴을 형성하는 공정을 포함하는데 있다.A feature of the present invention for achieving the above object is, by applying an oxide film, a nitride film and a photosensitive film on top of a silicon substrate, using a first mask for device isolation provided with a chromium pattern and a phase inversion pattern on a quartz substrate Exposing the unexposed photoresist film during the exposure step with a second mask having a window formed at the edge of the phase inversion pattern directly contacting the quartz substrate, and removing the photoresist film exposed by the developing step. It includes the step of forming a pattern.

이하, 첨부된 도면을 참조로 하여 본 발명을 상세히 설명하기로 한다.Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.

제3(a)도 내지 제3(d)도 그리고 제4도는 본 발명의 실시예에 의한 포지티브형 위상반전마스크를 이용한 소자분리 패턴 형성공정을 도시한 단면도이다.3 (a) to 3 (d) and FIG. 4 are cross-sectional views illustrating a device isolation pattern forming process using a positive phase inversion mask according to an embodiment of the present invention.

제3(a)도는 실리콘기판(10)의 상부에 산화막(5), 질화막(7) 및 감광막(9)이 적층된 곳에 소자분리용 마스크인 제1마스크(20; 제1도의 선 Ⅰ-Ⅰ에 따른 단면을 도시함)를 사용하여 상기 감광막(9)을 노광시켜 노광지역(11a)과 비노광지역(11b,11b')으로 구분됨을 도시한 단면도이다. 여기서 상기 제1마스크(20)는 석영기판(1)의 상부에 소자분리용 크롬패턴(2)이 형성되고 전체구조 상부에 위상반전층패턴(3)이 형성된 것으로서, 상기 위상반전층패턴(3)과 석영기판(1)의 경계부분에서 180°의 위상반전이 일어나는 부분과 위상반전이 일어나지 않는 부분이 만나게 되며, 이 부분에서 불필요한 비노광지역(11b')이 생겨서 현상공정후에 불필요한 감광막패턴이 남게 된다.FIG. 3 (a) shows the first mask 20 (line I-I of FIG. 1), which is a device isolation mask, in which the oxide film 5, the nitride film 7, and the photosensitive film 9 are stacked on the silicon substrate 10. FIG. The photosensitive film 9 is exposed to light, and the photosensitive film 9 is exposed to the exposure area 11a and the non-exposure areas 11b and 11b '. Here, the first mask 20 is formed of a chromium pattern 2 for element isolation on the quartz substrate 1 and a phase inversion layer pattern 3 formed on the entire structure. The phase inversion layer pattern 3 ) And the part where phase inversion does not occur at the boundary between the quartz substrate 1 and the part where the phase inversion does not occur, and an unnecessary non-exposed area 11b 'is formed in this part, so that an unnecessary photoresist pattern is formed after the development process. Will remain.

제3(b)도는 상기 불필요한 비노광지역(11b')의 감광막(9)을 노광시키기 위해 그 부분과 대응되는 부분에 크롬패턴(2)이 제거되어 창(17)이 구비된 제2마스크(30)를 실리콘기판(10)상에 배열하고, 노출된 감광막(9)의 불필요한 비노광지역(11b')을 노광시킨 것을 도시한 단면도이다. 여기서 상기 제2마스크(30)는 제4도에 도시되어 있는 바와 같이, 석영기판(1)의 상부에 크롬패턴(2)이 형성된 것으로서 패턴의 경계부에서 발생하는 불필요한 비노광지역(11')을 노광시켜 불필요한 감광막패턴의 발생을 방지한다.FIG. 3 (b) shows a second mask having a window 17 with the chrome pattern 2 removed from the portion corresponding to the portion in order to expose the photosensitive film 9 of the unnecessary non-exposed area 11b '. 30 is a cross-sectional view showing that the unnecessary non-exposed areas 11b 'of the exposed photosensitive film 9 are exposed by arranging 30 on the silicon substrate 10. FIG. As shown in FIG. 4, the second mask 30 has a chromium pattern 2 formed on the quartz substrate 1 to prevent unnecessary non-exposed areas 11 ′ generated at the boundary of the pattern. It exposes and prevents generation | occurrence | production of an unnecessary photosensitive film pattern.

제3(c)도는 제3(b)도의 공정후에 노광지역(11a)의 감광막(9)을 현상공정을 제거하여 감광막패턴(9a)를 형성하고, 상기 감광막패턴(9a)에 의해 노출된 질화막(7)을 식각하여 질화막패턴(7a)을 형성한 것을 도시한 단면도이다.FIG. 3 (c) shows the photoresist pattern 9a formed by removing the developing process from the photoresist film 9 of the exposure area 11a after the process shown in FIG. 3 (b), and the nitride film exposed by the photoresist pattern 9a. It is sectional drawing which shows that the nitride film pattern 7a was formed by etching (7).

제3(d)도는 상기 감광막패턴(9a)을 제거한 후, 산화공정으로 실리콘기판(10)에 산화막을 성장시켜 소자분리산화막(17)을 형성한 후, 상기 질화막 패턴(7a)을 제거하여 소자분리 공정을 완료한 상태의 단면도이다.3 (d) shows that after removing the photosensitive film pattern 9a, an oxide film is grown on the silicon substrate 10 by an oxidation process to form an isolation layer 17, and then the nitride film pattern 7a is removed. It is sectional drawing of the state which completed the separation process.

상기한 본 발명에 의하면, 종래의 포지티브형 위상반전마스크를 사용하여 감광막패턴을 형성할때, 위상반전층패턴의 가장자리부분에서 불필요한 감광막패턴이 발생하는 것을 방지할 수 있다.According to the present invention described above, when a photosensitive film pattern is formed using a conventional positive phase shift mask, it is possible to prevent unnecessary photosensitive film patterns from occurring at the edges of the phase shift layer pattern.

Claims (2)

실리콘기판의 상부에 산화막, 질화막 및 포지티브형 감광막을 도포하는 공정과,Applying an oxide film, a nitride film and a positive photosensitive film on top of the silicon substrate; 소자분리형 레벤슨형 위상반전마스크를 사용하여 상기 감광막을 노광시키는 1차 노광 공정과,A primary exposure process of exposing the photosensitive film using an element isolation type Levenson type phase inversion mask, 상기 위상 반전마스크를 이용한 사진식각공정시 불필요한 감광막패턴을 유발시키는 위상반전물질의 에지부분이 투과되도록 창이 구비된 노광마스크를 이용하여 상기 감광막을 노광시키는 2차 노광공정과,A second exposure process of exposing the photosensitive film by using an exposure mask provided with a window such that an edge portion of the phase inversion material causing an unnecessary photosensitive film pattern is transmitted during the photolithography process using the phase reversal mask; 상기 감광막을 현상하여 소자분리용 감광막패턴을 형성하는 공정과,Developing the photoresist film to form a photoresist pattern for device isolation; 상기 감광막패턴을 마스크로 하여 상기 질화막을 식각하는 공정과,Etching the nitride film using the photosensitive film pattern as a mask; 상기 감광막패턴을 제거하고 후속공정으로 소자분리막을 형성하는 공정을 포함하는 반도체소자의 제조방법.Removing the photoresist pattern and forming a device isolation film in a subsequent process. 제1항에 있어서,The method of claim 1, 상기 노광마스크의 창은 석영기판 상부에 크롬이 제거되어 형성되는 것을 특징으로 하는 반도체 소자의 제조방법.The window of the exposure mask is a semiconductor device manufacturing method, characterized in that the chromium is formed on the upper surface of the quartz substrate.
KR1019930024872A 1993-11-22 1993-11-22 Fabrication method of semiconductor device KR0137737B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930024872A KR0137737B1 (en) 1993-11-22 1993-11-22 Fabrication method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930024872A KR0137737B1 (en) 1993-11-22 1993-11-22 Fabrication method of semiconductor device

Publications (2)

Publication Number Publication Date
KR950015577A KR950015577A (en) 1995-06-17
KR0137737B1 true KR0137737B1 (en) 1998-06-01

Family

ID=19368626

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930024872A KR0137737B1 (en) 1993-11-22 1993-11-22 Fabrication method of semiconductor device

Country Status (1)

Country Link
KR (1) KR0137737B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040022000A (en) * 2002-09-06 2004-03-11 삼성전자주식회사 A method for fabricating of photoresist pattern

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10245204B4 (en) * 2001-09-28 2008-02-07 Hoya Corp. mask blank

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040022000A (en) * 2002-09-06 2004-03-11 삼성전자주식회사 A method for fabricating of photoresist pattern

Also Published As

Publication number Publication date
KR950015577A (en) 1995-06-17

Similar Documents

Publication Publication Date Title
US7638244B2 (en) Method of correcting mask data, method of manufacturing a mask and method of manufacturing a semiconductor device
US7737016B2 (en) Two-print two-etch method for enhancement of CD control using ghost poly
US5460908A (en) Phase shifting retical fabrication method
JP3912949B2 (en) Photomask forming method and semiconductor device manufacturing method
JPH05136018A (en) Forming of fine electrode
KR970009825B1 (en) Half-tone phase shift mast and fabrication method
US5837426A (en) Photolithographic process for mask programming of read-only memory devices
KR101656456B1 (en) Half-tone phase shift photomask blank and half-tone phase shift photomask and methods of fabricating the same
US20110191728A1 (en) Integrated circuit having line end created through use of mask that controls line end shortening and corner rounding arising from proximity effects
US7524591B2 (en) Photomask and manufacturing method thereof, fabrication process of an electron device
US5895735A (en) Phase shift masks including first and second radiation blocking layer patterns, and methods of fabricating and using the same
KR100945921B1 (en) Method for fabricating photomask in semiconductor device
KR0137737B1 (en) Fabrication method of semiconductor device
JPH1069060A (en) Phase inversion mask and its production
JPH07287386A (en) Phase shift mask and its manufacture
US5942355A (en) Method of fabricating a phase-shifting semiconductor photomask
KR100620652B1 (en) A method for manufacturing phase shift mask of semiconductor device
KR20020001230A (en) A method for manufacturing phase shift mask of semiconductor device
KR20020051109A (en) Method for fabricating half-tone mask
US20110250530A1 (en) Semiconductor Devices and Methods of Manufacturing Thereof
US6316340B1 (en) Photolithographic process for preventing corner rounding
KR20010030519A (en) Method for making integrated circuits including features with a relatively small critical dimension
US6296987B1 (en) Method for forming different patterns using one mask
US20040137375A1 (en) Method for forming a structure element on a wafer by means of a mask and a trimming mask assigned hereto
JPH04291345A (en) Pattern forming method

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
AMND Amendment
E601 Decision to refuse application
J2X1 Appeal (before the patent court)

Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL

B701 Decision to grant
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20090121

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee