JPWO2021021946A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2021021946A5 JPWO2021021946A5 JP2022506252A JP2022506252A JPWO2021021946A5 JP WO2021021946 A5 JPWO2021021946 A5 JP WO2021021946A5 JP 2022506252 A JP2022506252 A JP 2022506252A JP 2022506252 A JP2022506252 A JP 2022506252A JP WO2021021946 A5 JPWO2021021946 A5 JP WO2021021946A5
- Authority
- JP
- Japan
- Prior art keywords
- interface
- network interface
- programmable
- instances
- different
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/525,313 | 2019-07-29 | ||
US16/525,313 US11138116B2 (en) | 2019-07-29 | 2019-07-29 | Network interface device supporting multiple interface instances to a common bus |
PCT/US2020/044091 WO2021021946A1 (fr) | 2019-07-29 | 2020-07-29 | Dispositif d'interface réseau programmable comprenant un dispositif informatique hôte et un dispositif d'interface réseau |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2022542998A JP2022542998A (ja) | 2022-10-07 |
JPWO2021021946A5 true JPWO2021021946A5 (fr) | 2023-07-18 |
Family
ID=72087249
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2022506252A Pending JP2022542998A (ja) | 2019-07-29 | 2020-07-29 | ホストコンピューティングデバイスおよびネットワークインターフェースデバイスを備えるプログラマブルネットワークインターフェースデバイス |
Country Status (6)
Country | Link |
---|---|
US (2) | US11138116B2 (fr) |
EP (1) | EP4004753B1 (fr) |
JP (1) | JP2022542998A (fr) |
KR (1) | KR20220035242A (fr) |
CN (1) | CN114175005A (fr) |
WO (1) | WO2021021946A1 (fr) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110825485A (zh) * | 2018-08-07 | 2020-02-21 | 华为技术有限公司 | 数据处理的方法、设备和服务器 |
US20200150997A1 (en) * | 2020-01-17 | 2020-05-14 | Yu Bruce Chang | Windows live migration with transparent fail over linux kvm |
US11775452B2 (en) * | 2020-07-23 | 2023-10-03 | MemRay Corporation | Non-volatile memory controller device and non-volatile memory device |
CN115643318A (zh) * | 2022-09-29 | 2023-01-24 | 中科驭数(北京)科技有限公司 | 命令执行方法、装置、设备及计算机可读存储介质 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10234990B4 (de) * | 2002-07-31 | 2007-03-29 | Advanced Micro Devices, Inc., Sunnyvale | Hostcontroller, Verfahren zum Betreiben, zugehöriges Southbridgebauelement und Computersystem zur Steuerung der Ersetzung im voraus geholter Deskriptoren in einem Cache |
DE102005009021A1 (de) * | 2005-02-28 | 2006-09-07 | Advanced Micro Devices Inc., Sunnyvale | Vereinheitliche USB OTG-Steuerungseinheit |
US8031731B2 (en) * | 2008-06-09 | 2011-10-04 | Oracle America, Inc. | System for sharing a network port of a network interface including a link for connection to another shared network interface |
US9210140B2 (en) | 2009-08-19 | 2015-12-08 | Solarflare Communications, Inc. | Remote functionality selection |
US9003053B2 (en) | 2011-09-22 | 2015-04-07 | Solarflare Communications, Inc. | Message acceleration |
US9886072B1 (en) | 2013-06-19 | 2018-02-06 | Altera Corporation | Network processor FPGA (npFPGA): multi-die FPGA chip for scalable multi-gigabit network processing |
CN107992436B (zh) | 2016-10-26 | 2021-04-09 | 华为技术有限公司 | 一种NVMe数据读写方法及NVMe设备 |
US10298496B1 (en) | 2017-09-26 | 2019-05-21 | Amazon Technologies, Inc. | Packet processing cache |
-
2019
- 2019-07-29 US US16/525,313 patent/US11138116B2/en active Active
-
2020
- 2020-07-29 WO PCT/US2020/044091 patent/WO2021021946A1/fr unknown
- 2020-07-29 JP JP2022506252A patent/JP2022542998A/ja active Pending
- 2020-07-29 EP EP20757119.1A patent/EP4004753B1/fr active Active
- 2020-07-29 CN CN202080054975.6A patent/CN114175005A/zh active Pending
- 2020-07-29 KR KR1020227005596A patent/KR20220035242A/ko unknown
-
2021
- 2021-10-04 US US17/493,694 patent/US11693777B2/en active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10331600B1 (en) | Virtual I/O queuing | |
US8051212B2 (en) | Network interface adapter with shared data send resources | |
US8949486B1 (en) | Direct memory access to storage devices | |
US7496699B2 (en) | DMA descriptor queue read and cache write pointer arrangement | |
US10007443B1 (en) | Host to device I/O flow | |
US6757768B1 (en) | Apparatus and technique for maintaining order among requests issued over an external bus of an intermediate network node | |
US9639464B2 (en) | Application-assisted handling of page faults in I/O operations | |
JP4745423B2 (ja) | パケット処理に対応する構成可能なマルチポートのマルチプロトコルのネットワークインタフェース | |
US7844752B2 (en) | Method, apparatus and program storage device for enabling multiple asynchronous direct memory access task executions | |
US20140089528A1 (en) | Use of free pages in handling of page faults | |
US20060059328A1 (en) | Data processing system having a channel adapter shared by multiple operating systems | |
US6477610B1 (en) | Reordering responses on a data bus based on size of response | |
EP4004753B1 (fr) | Dispositif d'interface réseau programmable comprenant un dispositif informatique hôte et un dispositif d'interface réseau | |
US20040054822A1 (en) | Transferring interrupts from a peripheral device to a host computer system | |
US8341360B2 (en) | Method and apparatus for memory write performance optimization in architectures with out-of-order read/request-for-ownership response | |
EP1891503B1 (fr) | Unite d'acces direct ameliore a la memoire a confirmation de reponse de lecture concomitante | |
US8055817B2 (en) | Efficient handling of queued-direct I/O requests and completions | |
US10817446B1 (en) | Optimized multiport NVMe controller for multipath input/output applications | |
US7334056B2 (en) | Scalable architecture for context execution | |
US20040064627A1 (en) | Method and apparatus for ordering interconnect transactions in a computer system | |
JPWO2021021946A5 (fr) | ||
US6665750B1 (en) | Input/output device configured for minimizing I/O read operations by copying values to system memory | |
EP1776632B1 (fr) | Systeme, controleur et procede de commande de communication entre un processeur et un dispositif peripherique externe | |
CN115396250A (zh) | 具有一致事务排序的多插槽网络接口控制器 | |
CN116225315A (zh) | 基于pci-e光纤卡的宽带数据高速录取系统、存储架构和方法 |