JPS6489610A - Static latch circuit - Google Patents
Static latch circuitInfo
- Publication number
- JPS6489610A JPS6489610A JP62247263A JP24726387A JPS6489610A JP S6489610 A JPS6489610 A JP S6489610A JP 62247263 A JP62247263 A JP 62247263A JP 24726387 A JP24726387 A JP 24726387A JP S6489610 A JPS6489610 A JP S6489610A
- Authority
- JP
- Japan
- Prior art keywords
- fet
- defect
- fet11
- inverter
- grounding line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To improve the defect detecting rate of an IC check and to decrease the number of processes by connecting a third FET, in which a gate circuit goes to be the reverse phase input of a power source line, a grounding line or the gate signal of a first FET, between the connecting point of the first FET and a second FET and an inverter and the power source line or the grounding line. CONSTITUTION:This circuit is constituted by connecting an FET11 between the connecting point of FETs1 and 4 and an inverter 2 and the grounding line. In this constitution, a contact 7 of an inverter 6 and a gate signal of the FET4 is erased by a photomask defect and the defect of a photoresist procedure and when the FETs1 and 4 go to a floating condition, since the FET11 is conducted, holding data are forcibly made a GND level. Thus, since the channel length and channel width of the FET11 is set to a suitable value, even for the IC check to be normally ended in several seconds at room temperature, the above-mentioned defect can be removed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62247263A JPS6489610A (en) | 1987-09-29 | 1987-09-29 | Static latch circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62247263A JPS6489610A (en) | 1987-09-29 | 1987-09-29 | Static latch circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6489610A true JPS6489610A (en) | 1989-04-04 |
Family
ID=17160874
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62247263A Pending JPS6489610A (en) | 1987-09-29 | 1987-09-29 | Static latch circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6489610A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0322609A (en) * | 1989-06-19 | 1991-01-31 | Nec Corp | Latch circuit |
US7862272B2 (en) | 2004-05-31 | 2011-01-04 | Piolax Inc. | Clip |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6010911A (en) * | 1983-06-30 | 1985-01-21 | Mitsubishi Electric Corp | Semiconductor integrated circuit |
-
1987
- 1987-09-29 JP JP62247263A patent/JPS6489610A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6010911A (en) * | 1983-06-30 | 1985-01-21 | Mitsubishi Electric Corp | Semiconductor integrated circuit |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0322609A (en) * | 1989-06-19 | 1991-01-31 | Nec Corp | Latch circuit |
US7862272B2 (en) | 2004-05-31 | 2011-01-04 | Piolax Inc. | Clip |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69019402T2 (en) | Test method and device for integrated circuits. | |
DE68918380D1 (en) | Housing for integrated circuits with cooling device. | |
DE3686091T2 (en) | INTEGRATED SEMICONDUCTOR CIRCUITS WITH CIRCUIT ELEMENTS FOR EXAMINING THE INTEGRATED CIRCUITS AND MEANS FOR TESTING THE CIRCUIT ELEMENTS. | |
DE69009088D1 (en) | Connection method for circuits and adhesive film therefor. | |
DE69031870D1 (en) | SEMICONDUCTOR ARRANGEMENT | |
DE69127060D1 (en) | Integrated Circuit Tester | |
DE3853456T2 (en) | Resin composition for printed circuits. | |
DE69226098D1 (en) | Local contact connections for integrated circuits | |
EP0154337A3 (en) | Transistor circuit for semiconductor device with hysteresis operation and manufacturing method therefor | |
DE3582752D1 (en) | TEST DEVICE FOR INTEGRATED CIRCUITS. | |
DE3579977D1 (en) | METHOD FOR DESIGNING LOGICALLY INTEGRATED CIRCUITS. | |
DE3889069D1 (en) | Delay circuits for integrated circuits. | |
DE3788586D1 (en) | Circuit for testing the input voltage signal for a semiconductor integrated circuit. | |
DE3587484T2 (en) | TREATMENT OF CUBES FOR INTEGRATED CIRCUITS. | |
DE3882863T2 (en) | LIQUID SUBMERSIBLE COOLING DEVICE FOR INTEGRATED CIRCUITS. | |
KR880700275A (en) | Electronic device testing methods and integrated circuit testers for testing | |
DE3675236D1 (en) | CONTACTLESS TESTING OF INTEGRATED CIRCUITS. | |
EP0307973A3 (en) | An isfet chip suitable to be used in an apparatus comprising a measuring circuit for selectively measuring ions in a liquid | |
DE69418644D1 (en) | Amplifier arrangements for an integrated circuit | |
JPS6489610A (en) | Static latch circuit | |
DE3667547D1 (en) | CONTACTLESS TESTING OF INTEGRATED CIRCUITS. | |
DE68929371D1 (en) | AMPLIFIER WITH GREAT AMPLIFICATION FOR INTEGRATED CIRCUITS | |
DE68914832D1 (en) | SCAN / HOLD AMPLIFIER FOR INTEGRATED CIRCUITS. | |
DE3382783T2 (en) | Keyboard for an electronic device. | |
DE69104248T2 (en) | Electromigration monitoring device for integrated circuits. |