JPS6488993A - Semiconductor memory - Google Patents
Semiconductor memoryInfo
- Publication number
- JPS6488993A JPS6488993A JP62247179A JP24717987A JPS6488993A JP S6488993 A JPS6488993 A JP S6488993A JP 62247179 A JP62247179 A JP 62247179A JP 24717987 A JP24717987 A JP 24717987A JP S6488993 A JPS6488993 A JP S6488993A
- Authority
- JP
- Japan
- Prior art keywords
- input
- sense amplifiers
- numberth
- uneven
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Dram (AREA)
Abstract
PURPOSE:To use only one side, that means, a column decoder, an input/output bus and an switching transistor by respectively connecting the two digit lines of an uneven numberth and uneven numberth to a first and a second sense amplifiers, switching a selection transistor provided between them and transfer ring data between a memory cell and the input/output bus. CONSTITUTION:Word lines W1-Wm and the digit lines D1,-D2-D2n,-D2n are respectively connected to plural memory cells M1,1-M2n,m arranged in a matrix state in a prescribed way and the word lines W1-Wm are respectively connected to the output terminal of a row decoder 2. The first and the second sense amplifiers S1,2-S1,n and S2,1-S2,n respectively amplifies voltage difference impressed on the first and a second input/output terminals, outputs it and makes the electric potential of the input/output terminals to be the same by a first and a second reset signals R1 and R2. Besides, the first Q1,1-Q1,2n the second Q2,1-Q2,2n the third Q3,1-Q3,2n and the forth Q4,1-Q4,2n selection transistor are provided so as to select the digit line and one of the sense amplifiers S1,1-S1,n and S2,1-S2,n is operated.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62247179A JPS6488993A (en) | 1987-09-29 | 1987-09-29 | Semiconductor memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62247179A JPS6488993A (en) | 1987-09-29 | 1987-09-29 | Semiconductor memory |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6488993A true JPS6488993A (en) | 1989-04-03 |
Family
ID=17159617
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62247179A Pending JPS6488993A (en) | 1987-09-29 | 1987-09-29 | Semiconductor memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6488993A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02177193A (en) * | 1988-12-20 | 1990-07-10 | Samsung Electron Co Ltd | Semiconductor memory |
JPH03212890A (en) * | 1989-12-30 | 1991-09-18 | Samsung Electron Co Ltd | Semiconductor memory array |
JPH05101643A (en) * | 1991-10-07 | 1993-04-23 | Nec Corp | Semiconductor storage device |
JP2011192373A (en) * | 2010-03-11 | 2011-09-29 | Soi Tec Silicon On Insulator Technologies | Nano-sense amplifier for memory |
US8664712B2 (en) | 2009-12-08 | 2014-03-04 | Soitec | Flash memory cell on SeOI having a second control gate buried under the insulating layer |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5690491A (en) * | 1979-12-21 | 1981-07-22 | Hitachi Ltd | Memory |
-
1987
- 1987-09-29 JP JP62247179A patent/JPS6488993A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5690491A (en) * | 1979-12-21 | 1981-07-22 | Hitachi Ltd | Memory |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02177193A (en) * | 1988-12-20 | 1990-07-10 | Samsung Electron Co Ltd | Semiconductor memory |
JPH03212890A (en) * | 1989-12-30 | 1991-09-18 | Samsung Electron Co Ltd | Semiconductor memory array |
JPH05101643A (en) * | 1991-10-07 | 1993-04-23 | Nec Corp | Semiconductor storage device |
US8664712B2 (en) | 2009-12-08 | 2014-03-04 | Soitec | Flash memory cell on SeOI having a second control gate buried under the insulating layer |
JP2011192373A (en) * | 2010-03-11 | 2011-09-29 | Soi Tec Silicon On Insulator Technologies | Nano-sense amplifier for memory |
US8625374B2 (en) | 2010-03-11 | 2014-01-07 | Soitec | Nano-sense amplifier |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW332927B (en) | Sense amplifier | |
KR840003894A (en) | Semiconductor memory | |
MY100970A (en) | Semiconductor memory device | |
GB1530958A (en) | Interlaced memory matrix array having single transistor cells | |
KR880008333A (en) | Semiconductor memory | |
KR900000904A (en) | Semiconductor Memory and Data Path Using It | |
TW344819B (en) | Semiconductor memory device | |
EP0107387A3 (en) | Semiconductor memory device | |
KR900015156A (en) | Dynamic RAM Readout Circuit | |
KR870002592A (en) | Memory circuit | |
KR910010523A (en) | Master Slice Semiconductor Integrated Circuits | |
JPS6488993A (en) | Semiconductor memory | |
JPS5683891A (en) | Semiconductor storage device | |
KR890012320A (en) | Semiconductor memory device | |
GB1495921A (en) | Memory circuit | |
TW374168B (en) | DRAM with new I/O data path configuration | |
DE3480443D1 (en) | Semiconductor memory | |
KR880004483A (en) | Semiconductor Memory with Data Bus Reset Circuit | |
KR900010776A (en) | Integrated circuit with memory | |
TW344823B (en) | Address decoder | |
TW325596B (en) | Memory circuit | |
EP0231903A3 (en) | Semiconductor memory device | |
KR910017423A (en) | Semiconductor memory device | |
MY103940A (en) | Semiconductor memory capable of improving data rewrite speed | |
GB1457685A (en) | Decoder circuits |