JPS6452323U - - Google Patents
Info
- Publication number
- JPS6452323U JPS6452323U JP14778187U JP14778187U JPS6452323U JP S6452323 U JPS6452323 U JP S6452323U JP 14778187 U JP14778187 U JP 14778187U JP 14778187 U JP14778187 U JP 14778187U JP S6452323 U JPS6452323 U JP S6452323U
- Authority
- JP
- Japan
- Prior art keywords
- delay circuit
- power
- power amplifiers
- transmitter
- cascaded
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 4
Landscapes
- Transmitters (AREA)
Description
第１図はこの考案の一実施例による送信装置の
増幅部を示すブロツク図、第２図は第１図の一部
の詳細図、第３図は従来の送信装置の増幅部を示
すブロツク図、第４図は他の実施例による送信装
置を示すブロツク図、第５図は出力等価回路を示
す図である。
図において、１〜３は増幅器、４は電源スイツ
チ、５は遅延回路、６はパワートランジスタ、７
は自動電力制御用回路、８はカプラー、５１は他
の実施例による遅延回路である。なお、図中、同
一符号は同一、又は相当部分を示す。
FIG. 1 is a block diagram showing an amplifying section of a transmitting device according to an embodiment of this invention, FIG. 2 is a detailed view of a part of FIG. 1, and FIG. 3 is a block diagram showing an amplifying section of a conventional transmitting device. , FIG. 4 is a block diagram showing a transmitter according to another embodiment, and FIG. 5 is a diagram showing an output equivalent circuit. In the figure, 1 to 3 are amplifiers, 4 is a power switch, 5 is a delay circuit, 6 is a power transistor, and 7 is a power switch.
8 is a coupler, and 51 is a delay circuit according to another embodiment. In addition, in the figures, the same reference numerals indicate the same or equivalent parts.
Claims (1)
この複数の電力増幅器の初段の電源供給ラインに
挿入された遅延回路とを備え、電源を遅延回路を
経て供給することによりラツシユ電流を軽減する
ようにしたことを特徴とする送信装置。 a plurality of cascaded transmitting power amplifiers;
A transmitter comprising: a delay circuit inserted into a power supply line of the first stage of the plurality of power amplifiers; and supplying power through the delay circuit to reduce rush current.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14778187U JPS6452323U (en) | 1987-09-28 | 1987-09-28 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14778187U JPS6452323U (en) | 1987-09-28 | 1987-09-28 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6452323U true JPS6452323U (en) | 1989-03-31 |
Family
ID=31418501
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14778187U Pending JPS6452323U (en) | 1987-09-28 | 1987-09-28 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6452323U (en) |
-
1987
- 1987-09-28 JP JP14778187U patent/JPS6452323U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6452323U (en) | ||
| JPS6442610U (en) | ||
| JPS6224522U (en) | ||
| JPS6160544U (en) | ||
| JPS61174213U (en) | ||
| JPH01113715U (en) | ||
| JPH0167832U (en) | ||
| JPS6213030U (en) | ||
| JPH0485814U (en) | ||
| JPH03125515U (en) | ||
| JPH0224566U (en) | ||
| JPS6364177U (en) | ||
| JPH01117569U (en) | ||
| JPH0164228U (en) | ||
| JPH0464821U (en) | ||
| JPS62104581U (en) | ||
| JPS62112227U (en) | ||
| JPS62127671U (en) | ||
| JPH0375662U (en) | ||
| JPS6295383U (en) | ||
| JPS63174781U (en) | ||
| JPS5868709U (en) | Balanced active antenna device | |
| JPS6437118U (en) | ||
| JPS59143141U (en) | Booster for wired communication system | |
| JPH01124719U (en) |