JPS6450440A - Semiconductor integrated circuit device - Google Patents
Semiconductor integrated circuit deviceInfo
- Publication number
- JPS6450440A JPS6450440A JP62206295A JP20629587A JPS6450440A JP S6450440 A JPS6450440 A JP S6450440A JP 62206295 A JP62206295 A JP 62206295A JP 20629587 A JP20629587 A JP 20629587A JP S6450440 A JPS6450440 A JP S6450440A
- Authority
- JP
- Japan
- Prior art keywords
- emitter
- transistor
- collector
- base
- selectively
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Electronic Switches (AREA)
- Logic Circuits (AREA)
Abstract
PURPOSE:To stabilize the operation of a digital information processing device, by selectively cutting the connection wiring between the emitter and the load resistor of a corresponding transistor when an emitter follower circuit is selectively made ineffective, and selectively adding the connection wiring between the collector and the emitter or between the base and the emitter. CONSTITUTION:Connection wirings are provided between the emitters of transistors T5 and T6 and load resistors R5 and R6. Said connection wirings are cut at marks Xs in the Figure. An emitter follower circuit comprising the transistors T5 and T6 is selectively made ineffective. Therefore, a collector capacitor CC5 is equivalently coupled between the base and the collector of the transistor T5. An emitter capacitor Ce5 is equivalently coupled between the base and the emitter of the transistor T5. The same pattern is provided for the transistor T6. Thus the transmission delay time of a bipolar logic circuit becomes approximately constant regardless of the number of the effective emitter follower circuits. Therefore, the operation of a digital information processing device including the bipolar logic circuit is stabilized.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62206295A JPS6450440A (en) | 1987-08-21 | 1987-08-21 | Semiconductor integrated circuit device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62206295A JPS6450440A (en) | 1987-08-21 | 1987-08-21 | Semiconductor integrated circuit device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6450440A true JPS6450440A (en) | 1989-02-27 |
Family
ID=16520936
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62206295A Pending JPS6450440A (en) | 1987-08-21 | 1987-08-21 | Semiconductor integrated circuit device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6450440A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10235802B4 (en) * | 2001-08-09 | 2005-03-24 | Yamaichi Electronics Co., Ltd. | Plug connection for an integrated circuit |
-
1987
- 1987-08-21 JP JP62206295A patent/JPS6450440A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10235802B4 (en) * | 2001-08-09 | 2005-03-24 | Yamaichi Electronics Co., Ltd. | Plug connection for an integrated circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3416043A (en) | Integrated anti-ringing clamped logic circuits | |
DE3476493D1 (en) | A semiconductor integrated circuit device comprising an mos transistor and a bipolar transistor and a manufacturing method of the same | |
DE3378446D1 (en) | Integrated semiconductor circuit, comprising bipolar and mos transistors on the same chip, and method of making the same | |
DE68923017D1 (en) | Semiconductor integrated circuit using bipolar and CMOS transistors. | |
GB9113569D0 (en) | Apparatus for minimizing the reverse bias breakdown of emitter base junction of an output transistor in a tristate bicmos driver circuit | |
GB1230879A (en) | ||
DE3479547D1 (en) | Bipolar transistor mos transistor hybrid semiconductor integrated circuit device | |
CA2059407A1 (en) | Gaas device fabrication and devices so produced | |
GB1234434A (en) | ||
JPS6450440A (en) | Semiconductor integrated circuit device | |
EP0183464A3 (en) | Emitter-coupled logic (ecl) circuits | |
ATE67906T1 (en) | ECL CIRCUITS. | |
GB1140667A (en) | Electronic circuit | |
EP0292327A3 (en) | Electrostatic breakdown protection circuits | |
JPS57100743A (en) | Semiconductor integrated circuit device | |
JPS5295154A (en) | Integrated impedance circuit | |
EP0421448A3 (en) | Signal output circuit having bipolar transistors at output, for use in a mos semiconductor integrated circuit | |
EP0382415A3 (en) | Semiconductor integrated circuit devices | |
JPS6477319A (en) | Non-stacked ecl type and function circuit | |
US3411052A (en) | Logical circuit arrangement having a constant current gain for controlled operation i saturation | |
GB1394439A (en) | Input circuit for multiple emitter transistor | |
GB1492589A (en) | Logic gate employing multi-emitter transistors | |
EP0341726A3 (en) | Semiconductor integrated circuit device and system using the same | |
EP0316104A3 (en) | Integrated circuits comprising resistors and bipolar transistors | |
EP0180025A3 (en) | Semiconductor device comprising a bipolar transistor and a mosfet |