JPS645030A - Semiconductor integrated circuit device of gate array system - Google Patents
Semiconductor integrated circuit device of gate array systemInfo
- Publication number
- JPS645030A JPS645030A JP16057387A JP16057387A JPS645030A JP S645030 A JPS645030 A JP S645030A JP 16057387 A JP16057387 A JP 16057387A JP 16057387 A JP16057387 A JP 16057387A JP S645030 A JPS645030 A JP S645030A
- Authority
- JP
- Japan
- Prior art keywords
- contact
- sense amplifier
- integrated circuit
- semiconductor integrated
- circuit device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
- Read Only Memory (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
PURPOSE:To utilize the chip area of a semiconductor integrated circuit, by making a sense amplifier serve as a sense amplifier for a read/write memory or a sense amplifier for a read-only memory. CONSTITUTION:In the case where a sense amplifier part 45 is operated as a sense amplifier for an MROM, a contact 91a and a contact 91c, a contact 92a and a contact 92c, and a contact 93a and a contact 93c are conneted by metal option on a slice. In the case where the sense amplifier 45 is operated as a sense amplifier for an SRAM, a contact 91b and the contact 91c, a contact 92b and the contact 92c, and a contact 93b and the contact 93c are connected by the metal option on the slice. Therefore, a useless region which is not used on a master slice as in the case of prior examples is not occupied. The effective utilization of the chip area of a semiconductor integrated circuit is enabled, thereby.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16057387A JPS645030A (en) | 1987-06-26 | 1987-06-26 | Semiconductor integrated circuit device of gate array system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16057387A JPS645030A (en) | 1987-06-26 | 1987-06-26 | Semiconductor integrated circuit device of gate array system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS645030A true JPS645030A (en) | 1989-01-10 |
Family
ID=15717888
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16057387A Pending JPS645030A (en) | 1987-06-26 | 1987-06-26 | Semiconductor integrated circuit device of gate array system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS645030A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04206279A (en) * | 1990-11-29 | 1992-07-28 | Fujitsu Ltd | Connector |
JP2020009508A (en) * | 2018-07-03 | 2020-01-16 | 富士通セミコンダクター株式会社 | Resistance change type memory and control method of resistance change type memory |
-
1987
- 1987-06-26 JP JP16057387A patent/JPS645030A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04206279A (en) * | 1990-11-29 | 1992-07-28 | Fujitsu Ltd | Connector |
JP2020009508A (en) * | 2018-07-03 | 2020-01-16 | 富士通セミコンダクター株式会社 | Resistance change type memory and control method of resistance change type memory |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS52142936A (en) | Semiconductor memory circuit | |
DE3585711D1 (en) | SEMICONDUCTOR MEMORY ARRANGEMENT. | |
DE3585756D1 (en) | SEMICONDUCTOR CIRCUIT ARRANGEMENT IN MAIN DISC TECHNOLOGY. | |
DE68923828D1 (en) | Architecture and interface for memory cards. | |
IN165548B (en) | ||
KR860005375A (en) | Improved write confirmation operation semiconductor memory device | |
KR900002317A (en) | Power chip and signal line busing method of memory chip | |
DE69020384D1 (en) | Integrated semiconductor memory circuit with the possibility of masking the write in the memory. | |
DE3576236D1 (en) | SEMICONDUCTOR MEMORY ARRANGEMENT. | |
DE3582976D1 (en) | DATA DELAY AND MEMORY CIRCUIT. | |
DE3585573D1 (en) | DECODER CIRCUIT IN AN INTEGRATED MEMORY CHIP. | |
DE3577367D1 (en) | SEMICONDUCTOR MEMORY ARRANGEMENT. | |
EP0310496A3 (en) | Synchronous semiconductor memory device | |
DE3576754D1 (en) | SEMICONDUCTOR MEMORY ARRANGEMENT. | |
DE3582960D1 (en) | SEMICONDUCTOR MEMORY ARRANGEMENT. | |
DE3578254D1 (en) | SEMICONDUCTOR MEMORY ARRANGEMENT. | |
DE3583113D1 (en) | INTEGRATED SEMICONDUCTOR CIRCUIT ARRANGEMENT IN POLYCELL TECHNOLOGY. | |
DE3784600T2 (en) | SEMICONDUCTOR MEMORY WITH WRITE FUNCTION. | |
DE3577494D1 (en) | SEMICONDUCTOR MEMORY ARRANGEMENT. | |
JPS645030A (en) | Semiconductor integrated circuit device of gate array system | |
JPS5349969A (en) | Semiconductor memory unit | |
JPS5361924A (en) | Recognizer device | |
DE3584594D1 (en) | SEMICONDUCTOR MEMORY ARRANGEMENT. | |
IT8125414A0 (en) | PROCEDURE FOR ENGRAVING AND READING MEMORY TAPE. | |
DE3766393D1 (en) | DATA READING CIRCUIT FOR USE IN SEMICONDUCTOR MEMORY DEVICES. |