JPS6437039U - - Google Patents

Info

Publication number
JPS6437039U
JPS6437039U JP13354387U JP13354387U JPS6437039U JP S6437039 U JPS6437039 U JP S6437039U JP 13354387 U JP13354387 U JP 13354387U JP 13354387 U JP13354387 U JP 13354387U JP S6437039 U JPS6437039 U JP S6437039U
Authority
JP
Japan
Prior art keywords
insulating substrate
semiconductor chip
integrated circuit
hybrid integrated
peeling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13354387U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP13354387U priority Critical patent/JPS6437039U/ja
Publication of JPS6437039U publication Critical patent/JPS6437039U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75Apparatus for connecting with bump connectors or layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3205Shape
    • H01L2224/32057Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385Shape, e.g. interlocking features

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Die Bonding (AREA)
JP13354387U 1987-08-31 1987-08-31 Pending JPS6437039U (xx)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13354387U JPS6437039U (xx) 1987-08-31 1987-08-31

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13354387U JPS6437039U (xx) 1987-08-31 1987-08-31

Publications (1)

Publication Number Publication Date
JPS6437039U true JPS6437039U (xx) 1989-03-06

Family

ID=31391500

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13354387U Pending JPS6437039U (xx) 1987-08-31 1987-08-31

Country Status (1)

Country Link
JP (1) JPS6437039U (xx)

Similar Documents

Publication Publication Date Title
JPS6437039U (xx)
JPS6395271U (xx)
JPS63137942U (xx)
JPS6355538U (xx)
JPS62104452U (xx)
JPH024281U (xx)
JPH0415858U (xx)
JPS63157973U (xx)
JPH0183340U (xx)
JPH0476044U (xx)
JPH0336168U (xx)
JPH01137569U (xx)
JPS62118475U (xx)
JPH0332442U (xx)
JPH0328738U (xx)
JPH0385680U (xx)
JPS63195755U (xx)
JPS6217170U (xx)
JPH0289833U (xx)
JPH0221747U (xx)
JPH0231190U (xx)
JPS61192480U (xx)
JPS6454394U (xx)
JPS63142843U (xx)
JPS63119246U (xx)