JPS6429019A - Mutual synchronizing signal generator - Google Patents

Mutual synchronizing signal generator

Info

Publication number
JPS6429019A
JPS6429019A JP62184805A JP18480587A JPS6429019A JP S6429019 A JPS6429019 A JP S6429019A JP 62184805 A JP62184805 A JP 62184805A JP 18480587 A JP18480587 A JP 18480587A JP S6429019 A JPS6429019 A JP S6429019A
Authority
JP
Japan
Prior art keywords
phase difference
signals
phase
minimum
signal generator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62184805A
Other languages
Japanese (ja)
Inventor
Hideo Nishino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62184805A priority Critical patent/JPS6429019A/en
Publication of JPS6429019A publication Critical patent/JPS6429019A/en
Pending legal-status Critical Current

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

PURPOSE:To minimize a phase difference between the output signals of all oscillators by providing means to control the phase of the output signal of one side so that the phase difference of the output signal of both the oscillators comes to be minimum, for every combination of two synchronizing signal generators. CONSTITUTION:In phase-locked oscillators 2A-2N, signals 102A-102N, synchronizing with reference signals 101A-101N, outputted from a reference signal generator 1, are generated. The output signals 102A-102N are supplied to couplers 3A-3N directly or through phase shifters 6B-6N, and the signals, made to branch by the couplers, are supplied to phase difference detectors 4B-4N. Then, in the respective phase difference detectors, the phase difference of the supplied two signals is detected, and the respective phase shifters 6B-6N are controlled so that the said phase difference comes to be minimum. Thus, the phase difference between the output signals 102A and 102B, between 102B and 102C,... come to be minimum, and consequently, the phase differences among all the output signals 102A-102N come to be minimum.
JP62184805A 1987-07-23 1987-07-23 Mutual synchronizing signal generator Pending JPS6429019A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62184805A JPS6429019A (en) 1987-07-23 1987-07-23 Mutual synchronizing signal generator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62184805A JPS6429019A (en) 1987-07-23 1987-07-23 Mutual synchronizing signal generator

Publications (1)

Publication Number Publication Date
JPS6429019A true JPS6429019A (en) 1989-01-31

Family

ID=16159601

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62184805A Pending JPS6429019A (en) 1987-07-23 1987-07-23 Mutual synchronizing signal generator

Country Status (1)

Country Link
JP (1) JPS6429019A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008141657A (en) * 2006-12-05 2008-06-19 Anritsu Corp Signal generating apparatus
JP2015015572A (en) * 2013-07-04 2015-01-22 日本電気株式会社 Oscillation circuit, oscillation device and oscillation method
JP2015046799A (en) * 2013-08-28 2015-03-12 富士通株式会社 Electronic circuit and control method
JP2016032169A (en) * 2014-07-28 2016-03-07 株式会社メガチップス Clock phase adjustment circuit

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008141657A (en) * 2006-12-05 2008-06-19 Anritsu Corp Signal generating apparatus
JP2015015572A (en) * 2013-07-04 2015-01-22 日本電気株式会社 Oscillation circuit, oscillation device and oscillation method
JP2015046799A (en) * 2013-08-28 2015-03-12 富士通株式会社 Electronic circuit and control method
JP2016032169A (en) * 2014-07-28 2016-03-07 株式会社メガチップス Clock phase adjustment circuit

Similar Documents

Publication Publication Date Title
JPS6481407A (en) Clock signal generating system
ES8706970A1 (en) Drift compensation technique for a magneto-optic current sensor.
HK40087A (en) Mixer arrangement comprising first and second quadrature mixer stages
DE68911277D1 (en) Signal generator with a combined, phase and frequency locked loop.
JPS6447229A (en) Method and circuit for synchronizing electric sources of parallel ac electric systems
EP0297719A3 (en) Device for synchronizing the output pulses of a circuit with an input clock
GB2196745B (en) Test arrangement
NZ234592A (en) Phase detector: utilises dual or tri-state cells
ES2000321A6 (en) A metal detector.
ES2047638T3 (en) POWER SUPPLY SYSTEM WITH POWER DISTRIBUTION.
DE68911276D1 (en) Signal generator with a combined, phase and frequency locked loop.
DE3779638D1 (en) RECEIVER WITH PARALLEL SIGNALS.
JPS6429019A (en) Mutual synchronizing signal generator
EP0316878A3 (en) Pll circuit for generating output signal synchronized with input signal by switching frequency dividing ratio
EP0374962A3 (en) push button box
ES482417A1 (en) Circuit system for the generation of a direct control voltage dependent upon an alternating voltage
DE3775334D1 (en) METHOD AND CIRCUIT FOR THE AUTOMATIC SETTING OF THE CONTROL AMPLIFICATION IN A CONTROL CIRCUIT.
JPS6439838A (en) Optical heterodyne receiver
GB1439254A (en) Circuit arrangement for the synchronisation of a plurality of inverters operating in parallel
JPS5694894A (en) Loop communication system
GB8528756D0 (en) Interferometer
SU1707764A1 (en) Phase-modulated microwave signal synchronizer
GB2323467A (en) Frequency synthesizer
IT1238149B (en) Logic system for the transmission of data between peripherals, which are all in phase and frequency by en emission synchronization generator and a coincidence generator to measure the data
ES8406010A1 (en) Control method for an inverter working with pulse width modulation, and device for carrying out this method.