JPS641033A - Computer device - Google Patents

Computer device

Info

Publication number
JPS641033A
JPS641033A JP62155550A JP15555087A JPS641033A JP S641033 A JPS641033 A JP S641033A JP 62155550 A JP62155550 A JP 62155550A JP 15555087 A JP15555087 A JP 15555087A JP S641033 A JPS641033 A JP S641033A
Authority
JP
Japan
Prior art keywords
instruction
restore
save
register
stored
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62155550A
Other languages
Japanese (ja)
Other versions
JPH011033A (en
Inventor
Mitsuyoshi Okamura
Kenichi Maeda
Takeshi Aikawa
Mitsuo Saito
Tsukasa Matoba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP62-155550A priority Critical patent/JPH011033A/en
Priority claimed from JP62-155550A external-priority patent/JPH011033A/en
Publication of JPS641033A publication Critical patent/JPS641033A/en
Publication of JPH011033A publication Critical patent/JPH011033A/en
Pending legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

PURPOSE: To reduce the overhead of save and restore of register files by inserting register file save and restore instructions to an idle cycle of execution resources on the basis of save and restore commands from a resource management means.
CONSTITUTION: The instruction code stored in an instruction cache part 1 is fetched into a prefetch buffer 3 in each machine cycle, and the instruction is decoded by an instruction decoder 4 and is stored in a pipeline register 5. The instruction stored in the register 5 is executed by a instruction executing part 6, and the result is stored in a register file part 7. When detecting the occurrence of an idle cycle of execution resources in accordance with the instruction code fetched into the buffer 3, a resource management part 9 outputs register file save and restore instructions to a save and restore instruction inserting part 10. When these instructions are inputted to the inserting part 10, the part 10 inserts register file save and restore instructions to the idle machine cycle with respect to the decoder 4. Thus, the overhead is reduced.
COPYRIGHT: (C)1989,JPO&Japio
JP62-155550A 1987-06-24 computer equipment Pending JPH011033A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62-155550A JPH011033A (en) 1987-06-24 computer equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62-155550A JPH011033A (en) 1987-06-24 computer equipment

Publications (2)

Publication Number Publication Date
JPS641033A true JPS641033A (en) 1989-01-05
JPH011033A JPH011033A (en) 1989-01-05

Family

ID=

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02187825A (en) * 1989-01-13 1990-07-24 Mitsubishi Electric Corp Computer
JPH03114849A (en) * 1989-09-29 1991-05-16 Matsushita Electric Ind Co Ltd Printing device
FR2669448A1 (en) * 1990-11-19 1992-05-22 Bull Sa TERMINAL ARCHITECTURE AND MANAGEMENT CIRCUIT.
KR101008662B1 (en) * 2010-02-25 2011-01-17 전민영 A device for taking off shoes

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02187825A (en) * 1989-01-13 1990-07-24 Mitsubishi Electric Corp Computer
JPH03114849A (en) * 1989-09-29 1991-05-16 Matsushita Electric Ind Co Ltd Printing device
FR2669448A1 (en) * 1990-11-19 1992-05-22 Bull Sa TERMINAL ARCHITECTURE AND MANAGEMENT CIRCUIT.
US5799202A (en) * 1990-11-19 1998-08-25 Rongione; Eric Video terminal architecture without dedicated memory
KR101008662B1 (en) * 2010-02-25 2011-01-17 전민영 A device for taking off shoes

Similar Documents

Publication Publication Date Title
Smith et al. Limits on multiple instruction issue
Vajapeyam et al. Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences
US8141099B2 (en) Autonomic method and apparatus for hardware assist for patching code
JPS56149646A (en) Operation controller
JP3193650B2 (en) Method and system for saving and restoring emulation context without affecting the operating system
PL307460A1 (en) Stream command processing in a computer system
EP0357188A3 (en) Pipelined processor
MY114607A (en) Improvements for a microprocessor with pipeline synchronization
KR970005021A (en) A data processor capable of executing two instructions simultaneously
US6671878B1 (en) Modulo scheduling via binary search for minimum acceptable initiation interval method and apparatus
EP0354585A3 (en) Instruction pipeline microprocessor
EP0889395A3 (en) Pipeline processor capable of reducing branch hazards with small-scale circuit
GB2344668A (en) Method for improved interrupt handling within a microprocessor
KR100267434B1 (en) Method and system for processing a first instruction in a first processing environment in response to initiating processing of a second instruction in an emulation environment
JPS641033A (en) Computer device
Ozer et al. A fast interrupt handling scheme for VLIW processors
JPS5569856A (en) Overlap system
JPS61245239A (en) Logical circuit system
Tyagi et al. Dynamic branch decoupled architecture
Pyun et al. The effect of instruction window on the performance of superscalar processors
Cortadella et al. Designing a branch target buffer for executing branches with zero time cost in a RISC processor
JPS59123053A (en) Instruction control system
Hu et al. Scheduling reusable instructions for power reduction
JPS6488845A (en) Pipeline control processor
Huang et al. Improving Instruction-Level Parallelism by Exploiting Global Value Locality