JPS639934A - Manufacture of semiconductor device - Google Patents
Manufacture of semiconductor deviceInfo
- Publication number
- JPS639934A JPS639934A JP15472586A JP15472586A JPS639934A JP S639934 A JPS639934 A JP S639934A JP 15472586 A JP15472586 A JP 15472586A JP 15472586 A JP15472586 A JP 15472586A JP S639934 A JPS639934 A JP S639934A
- Authority
- JP
- Japan
- Prior art keywords
- opening
- section
- periphery
- substrate
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims description 7
- 238000004519 manufacturing process Methods 0.000 title claims description 5
- 239000000758 substrate Substances 0.000 claims abstract description 9
- 229920002120 photoresistant polymer Polymers 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 5
- 230000015572 biosynthetic process Effects 0.000 claims description 3
- 230000002093 peripheral effect Effects 0.000 abstract description 7
- 230000008020 evaporation Effects 0.000 abstract description 2
- 238000001704 evaporation Methods 0.000 abstract description 2
- 238000007493 shaping process Methods 0.000 abstract 1
- 238000005530 etching Methods 0.000 description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 238000000151 deposition Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000004744 fabric Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Landscapes
- Drying Of Semiconductors (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
Description
【発明の詳細な説明】 (産業上の利用分野) この発明は半導体装置の製造方法に関する。[Detailed description of the invention] (Industrial application field) The present invention relates to a method for manufacturing a semiconductor device.
(従来の技術)
周知のように半導体装置の製造に際し、基板上に形成さ
れた種々の膜をマスクを用いて選択エツチングすること
により、所定のパターンに加工するフォトリソグラフィ
には、装置の高密度化、微細化にともない、サイドエッ
チの少ない異方性エツチング手法が多用されている。(Prior Art) As is well known, when manufacturing semiconductor devices, photolithography processes various films formed on a substrate into a predetermined pattern by selectively etching them using a mask. As semiconductor devices become increasingly smaller and finer, anisotropic etching techniques with less side etching are increasingly used.
そしてエツチングに先立つフォトレジストの露光には1
通常紫外線を照射するが、この紫外線は基板に対して通
常は垂直方向に照射されるので。and 1 for exposing the photoresist prior to etching.
Usually, ultraviolet rays are irradiated, but this ultraviolet ray is usually irradiated perpendicularly to the substrate.
現像したフォトレジスト膜には垂直壁を有する透孔が形
成される。したがってこのレジスト膜をマスクとして異
方性エツチングされた種々の膜の開口された窓の側壁は
、同様に切り立ったような垂直壁となるのが普通である
。Through holes having vertical walls are formed in the developed photoresist film. Therefore, the side walls of the windows opened in various films that are anisotropically etched using this resist film as a mask generally become steep vertical walls.
このためたとえばこの窓を電極取り付は用の開口部(コ
ンタクトホール)として使用するために、ここにアルミ
ニウムなどを蒸着して配線を行うような場合、その開口
部の先端のエツジ部分に多く蒸着し、他の部分の蒸着量
が少なくなり、そのため配線にあたって断線してしまう
ようなことがある。For this reason, for example, if this window is used as an opening (contact hole) for attaching an electrode, and wiring is performed by vapor-depositing aluminum, etc., a large amount of vapor is deposited on the edge of the opening. However, the amount of evaporation in other parts is reduced, and as a result, contact with the wiring may result in disconnection.
(発明が解決しようとする問題点)
この発明は半導体装置の製造過程におけるエッチング処
理にあたり、特にステップカバレッジにおける開口部の
形成にあたり、フォトレジスト膜に形成する開口部の側
壁が垂直とはならずに、これが上方に向かって広がりを
もつようなテーパー状となるように開口させることによ
って、配線にあたっての断線の発生を防止することを目
的とする。(Problems to be Solved by the Invention) The present invention relates to etching processing in the manufacturing process of semiconductor devices, and in particular, when forming an opening in step coverage, the sidewalls of the opening formed in the photoresist film are not vertical. The purpose of this is to prevent the occurrence of disconnection in the wiring by forming the opening in a tapered shape that widens upward.
(問題点を解決するための手段)
この発明はフォトレジスト膜の開口部形成領域の周囲の
露光量を、開口部周縁からその外側に向かう程変化する
ように制御し、これによって前記開口部の側壁が上方に
向かう程、広がるように現像されるようにしたことを特
徴とする。(Means for Solving the Problems) The present invention controls the exposure amount around the opening formation region of the photoresist film so that it changes from the periphery of the opening toward the outside thereof, and thereby It is characterized in that the side wall is developed so as to spread out as it goes upward.
(作用)
フォトレジストはこれに露光用の紫外線を照射したとき
、その露光量に応じて現像量が異なる。(Function) When a photoresist is irradiated with ultraviolet rays for exposure, the amount of development varies depending on the amount of exposure.
したがってたとえば開口部形成領域の周縁より外側に向
かう程、露光量を段階的に少なくしていったとすると、
そのあと現像するとき開口部形成領域は完全に現像され
たとしても、その周囲は上方に向かう程外側に広がるよ
うになる。すなわち開口部はその側壁が外側に広がるテ
ーパー状となるのである。Therefore, for example, if the exposure amount is gradually decreased as it goes outward from the periphery of the opening forming area,
During subsequent development, even if the opening forming area is completely developed, the periphery thereof expands outward toward the top. That is, the opening has a tapered sidewall that expands outward.
そこでこのあとフォトレジスト膜をマスクとしてその下
の膜をエツチングすると、フォトレジスト膜の開口部に
対応する部分は、側壁が上方に向かって広がりをもつテ
ーパー状に蝕刻されるようになる。したがってこのよう
にして下の膜を開口すれば、その開口部にアルミニウム
を蒸着しても、その表面はもちろんのこと、その側壁に
もほぼ均等な厚さをもって蒸着されるようになる。Therefore, when the underlying film is etched using the photoresist film as a mask, the sidewalls of the portions of the photoresist film corresponding to the openings are etched into a tapered shape that widens upward. Therefore, if the lower film is opened in this way, even if aluminum is deposited in the opening, it will be deposited with a substantially uniform thickness not only on the surface but also on the side walls.
(実施例)
この発明の実施例を図によって説明する6図において1
は半導体基板で、ここではこの表面に形成されである酸
化膜2をフォトエツチングする場合について説明する。(Example) In 6 diagrams illustrating an example of this invention, 1
is a semiconductor substrate, and here we will explain the case where an oxide film 2 formed on the surface thereof is photoetched.
最初に酸化膜2の表面にポジ型フォトレジスト膜3を塗
布して形成する。そしてその表面をマスク4を用いて露
光するのであるが、ここではマスク4として第1図に示
すように透光性のガラス基板5の表面に、クロムその他
による遮光材料をパターンに応じて被着して非透光部6
を形成し、その非形成部を透光部7とする。First, a positive photoresist film 3 is coated on the surface of the oxide film 2 to form it. The surface is then exposed to light using a mask 4. Here, as shown in FIG. and non-transparent part 6
is formed, and the non-formed portion is defined as a transparent portion 7.
そしてこの発明にしたがい透光部7の周縁を、その外側
に向かう程、露光波長の透過量が減少していくようにし
である。According to the present invention, the amount of transmission of the exposure wavelength is made to decrease as the periphery of the light-transmitting portion 7 goes outward.
具体的には透光部7の周辺における非透光部を、第1図
に示すように透光部7の周囲から外側に向かって段階的
に厚くなるように形成しておく、8はこのようにして形
成布れたテーパ一部である。Specifically, as shown in FIG. 1, the non-transparent part around the transparent part 7 is formed to become thicker stepwise from the periphery of the transparent part 7 to the outside. This is a tapered part of the fabric formed in this way.
このようなテーパ一部8の形成には、遮光材料を多層に
塗布し、その際順次に透光部7の周縁がテーパー状とな
るようにすればよい。In order to form such a tapered portion 8, the light-shielding material may be applied in multiple layers so that the peripheral edge of the light-transmitting portion 7 becomes tapered one after another.
このような構成のマスク4を介してフォトレジスト膜3
に紫外線りを照射して露光すると、透光部7に相対する
部分は充分に露光されるが、テーパ一部8に相対する部
分は、そのテーパ一部8の厚さに応じて露光されていく
ようになる。換言すればテーパ一部8の厚い部分に相対
する箇所程。The photoresist film 3 is coated through the mask 4 having such a structure.
When exposed to ultraviolet rays, the portion facing the transparent portion 7 is sufficiently exposed, but the portion facing the tapered portion 8 is exposed depending on the thickness of the tapered portion 8. I'm going to go. In other words, the portion facing the thicker portion of the tapered portion 8.
露光量が少なくなるのである。This reduces the amount of exposure.
このようにして露光されたフォトレジスト膜3を現像す
ると、第2図に示すように透光部7に向い合う部分が除
去されて開口部9が形成されると同時に、その周壁は露
光量に応じて現像されてテーパー状となる。When the photoresist film 3 exposed in this way is developed, the portion facing the light-transmitting portion 7 is removed to form the opening 9, as shown in FIG. It is developed accordingly and becomes tapered.
ついでこのフォトレジストgI3をマスクとして酸化膜
2を異方性エツチングする。このエツチング処理の進行
につれてその開口部9に相対する箇所が次第に除去され
ていって、そこに開口部1゜が形成されるようになる。Then, using this photoresist gI3 as a mask, the oxide film 2 is anisotropically etched. As this etching process progresses, the portion facing the opening 9 is gradually removed, and an opening 1° is formed there.
しかしフォトレジスト膜3の開口部9の周壁がテーパー
状とされているので、酸化膜2に形成される開口部1o
もその周壁はテーパー状となる(第3図参照、)。However, since the peripheral wall of the opening 9 of the photoresist film 3 is tapered, the opening 1o formed in the oxide film 2
Its peripheral wall is tapered (see Figure 3).
このあとフォトレジスト膜3を除去してから。After this, the photoresist film 3 is removed.
酸化膜2の表面にアルミニウムを蒸着することによって
、配線を形成するのであるが、開口部10の周壁がテー
パー状となっているので、アルミニウムの蒸着による電
極膜11は、第4図にも示すように開口部10の周壁に
ほぼ均等に、しかも平坦部とほぼ同じ厚さで付着するよ
うになる。したがって従来のような膜厚の不均一による
断線などはなんら生じない。Wiring is formed by vapor-depositing aluminum on the surface of the oxide film 2. Since the peripheral wall of the opening 10 is tapered, the electrode film 11 formed by vapor-depositing aluminum is also formed as shown in FIG. In this way, it adheres to the peripheral wall of the opening 10 almost evenly and with approximately the same thickness as the flat part. Therefore, there is no disconnection caused by non-uniform film thickness as in the conventional case.
(発明の効果)
以上詳述したようにこの発明によれば、基板上の膜をフ
ォトエツチングするにあたり、その膜の開口部の周壁を
従来のように垂直状に切り立ったよな形状とせず、これ
に代えてテーパー状としたので、その開口部に配線のた
めの蒸着を行っても。(Effects of the Invention) As described in detail above, according to the present invention, when photoetching a film on a substrate, the peripheral wall of the opening of the film is not shaped vertically as in the conventional case. Since the opening is tapered instead, vapor deposition for wiring can be performed on the opening.
その配線に断線などの減少の発生を確実に阻止するとが
できるといった効果を奏する。This has the effect of reliably preventing the occurrence of wire breakage or other problems in the wiring.
第1図乃至第4図はこの発明の実施例工程を示す断面図
である。1 to 4 are cross-sectional views showing steps of an embodiment of the present invention.
Claims (1)
成領域の周囲の露光量を、前記開口部形成領域の周縁か
らその外側に向かう程変化するように露光してから現像
し、この現像によって前記フォトレジスト膜に形成され
る開口部の側壁が、上方に向かう程広がるようなテーパ
ー状としてなり、そのあとこのフォトレジスト膜をマス
クにして前記基板をエッチング処理するようにした半導
体装置の製造方法。The photoresist film formed on the surface of the substrate is exposed to light such that the amount of exposure around the opening formation area changes from the periphery of the opening formation area toward the outside, and then developed. A method for manufacturing a semiconductor device, wherein the side wall of the opening formed in the photoresist film has a tapered shape that widens upward, and then the substrate is etched using the photoresist film as a mask. .
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15472586A JPS639934A (en) | 1986-06-30 | 1986-06-30 | Manufacture of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15472586A JPS639934A (en) | 1986-06-30 | 1986-06-30 | Manufacture of semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS639934A true JPS639934A (en) | 1988-01-16 |
Family
ID=15590589
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15472586A Pending JPS639934A (en) | 1986-06-30 | 1986-06-30 | Manufacture of semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS639934A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61113062A (en) * | 1984-11-07 | 1986-05-30 | Nec Kyushu Ltd | Photomask |
-
1986
- 1986-06-30 JP JP15472586A patent/JPS639934A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61113062A (en) * | 1984-11-07 | 1986-05-30 | Nec Kyushu Ltd | Photomask |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5925578A (en) | Method for forming fine patterns of a semiconductor device | |
KR20030031599A (en) | Method for fabricating semiconductor device | |
US5922516A (en) | Bi-layer silylation process | |
KR970007822B1 (en) | Fabricating method of semiconductor device | |
US20040077173A1 (en) | Using water soluble bottom anti-reflective coating | |
US5885756A (en) | Methods of patterning a semiconductor wafer having an active region and a peripheral region, and patterned wafers formed thereby | |
JPS639934A (en) | Manufacture of semiconductor device | |
US5576124A (en) | Phase shift mask and method for fabricating the same | |
JPH0774087A (en) | Mlr pattern formation | |
JPH02268416A (en) | Manufacture of semiconductor device and photomask used therefor | |
US20020137331A1 (en) | Method of forming contact holes of reduced dimensions by using reverse-transcription process | |
KR100333665B1 (en) | Method for fabricating semiconductor device for preventing scum using negative photoresist | |
KR0172718B1 (en) | Method of fabricating semiconductor device | |
JP2867248B2 (en) | Method for manufacturing phase shift mask | |
JPH04291345A (en) | Pattern forming method | |
KR0137997B1 (en) | Fabrication method of contact hole in semiconductor device | |
KR950000090B1 (en) | Manufacturing method of semiconductor device | |
KR100687852B1 (en) | Method for manufacturing semiconductor device | |
KR19980057145A (en) | Photomasks for Semiconductor Device Manufacturing | |
KR19990065144A (en) | Method for manufacturing transmittance control mask of semiconductor device | |
KR0165417B1 (en) | Fine ptterning method of semiconductor device | |
KR100247805B1 (en) | Manufacturing method of capacitor node in semiconductor device | |
KR100338107B1 (en) | Method for manufacturing semiconductor device | |
KR0172799B1 (en) | Method for forming a fine pattern | |
JPH0294623A (en) | Manufacture of semiconductor device |