JPS637490B2 - - Google Patents

Info

Publication number
JPS637490B2
JPS637490B2 JP14716680A JP14716680A JPS637490B2 JP S637490 B2 JPS637490 B2 JP S637490B2 JP 14716680 A JP14716680 A JP 14716680A JP 14716680 A JP14716680 A JP 14716680A JP S637490 B2 JPS637490 B2 JP S637490B2
Authority
JP
Japan
Prior art keywords
circuit
tuning
electric field
output
time constant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP14716680A
Other languages
Japanese (ja)
Other versions
JPS5769924A (en
Inventor
Seiichiro Hirata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP14716680A priority Critical patent/JPS5769924A/en
Publication of JPS5769924A publication Critical patent/JPS5769924A/en
Publication of JPS637490B2 publication Critical patent/JPS637490B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03JTUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
    • H03J1/00Details of adjusting, driving, indicating, or mechanical control arrangements for resonant circuits in general
    • H03J1/0008Details of adjusting, driving, indicating, or mechanical control arrangements for resonant circuits in general using a central processing unit, e.g. a microprocessor
    • H03J1/0091Details of adjusting, driving, indicating, or mechanical control arrangements for resonant circuits in general using a central processing unit, e.g. a microprocessor provided with means for scanning over a band of frequencies

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)
  • Circuits Of Receivers In General (AREA)

Description

【発明の詳細な説明】 この発明は例えばカーラジオ等において電界強
度が弱くなつてきた時に受信部の切替を行なつて
良好な局を受信できるようにした受信機に関する
ものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a receiver in which, for example, a car radio or the like, can receive a good station by switching the receiving section when the electric field strength becomes weak.

従来の受信機は、直流値を含む検波出力をある
一定の時定数を有する回路を通すことによつて直
流値を得て、その直流値があるスレツシヨルド点
になつた時に局を切替えていた。いいかえると時
定数を長くしてその平均直流値がある電圧になつ
たとき、即ち平均電界が落ちこんだ時に局を切替
えているのが普通であつた。
Conventional receivers obtain the DC value by passing the detected output containing the DC value through a circuit with a certain time constant, and switch stations when the DC value reaches a certain threshold point. In other words, it was common practice to lengthen the time constant and switch stations when the average DC value reached a certain voltage, that is, when the average electric field dropped.

このような場合、平均電界が落ちこんだ時に局
を切替えることによつて、例えば電界強度の最も
強い局を瞬時に選びだすためには、他局へ切替え
て瞬時にその電界レベルを知る必要があつた。と
ころが上記のように時定数をかえないで長い時定
数のまま平均直流値で電界レベルを判定するよう
にすれば、電界強度の最も強い局をさがすまでの
時間がかかるという欠点があつた。
In such cases, in order to instantly select, for example, the station with the strongest electric field strength by switching stations when the average electric field drops, it is necessary to switch to another station and instantly know the electric field level. Ta. However, if the electric field level is determined based on the average DC value with a long time constant without changing the time constant as described above, there is a drawback that it takes time to find the station with the strongest electric field strength.

本発明はこのような欠点を解消するためになさ
れたもので、時定数をできるだけ小にして応答を
早くした状態にすると共に、ある一定時間内に受
信電界がある定められた電界以下になる度数を計
数しその計数結果がある値になれば受信局の切替
えを行なうようにしたことを特徴とするものであ
る。
The present invention was made in order to eliminate such drawbacks, and the time constant is made as small as possible to speed up the response, and the received electric field decreases below a certain electric field within a certain period of time. This system is characterized in that the receiving station is switched when the counted result reaches a certain value.

本発明によれば電界変動の激しい車載用受信機
において早い時定数回路で一定時間内に受信電界
が何回ある定められた電界以下になるかを計数し
その計数結果によつて平均電界を知ることができ
る。自動選局中は早い時定数回路により瞬時的な
電界を知ることができ希望の局を早く受信でき
る。本発明の受信機はカーラジオ用等には極めて
好適である。
According to the present invention, in an on-vehicle receiver where the electric field fluctuates rapidly, a fast time constant circuit counts how many times the received electric field becomes less than a certain electric field within a certain period of time, and the average electric field is determined from the counting result. be able to. During automatic channel selection, a fast time constant circuit allows you to know the instantaneous electric field, allowing you to quickly receive your desired station. The receiver of the present invention is extremely suitable for car radios and the like.

以下本発明について図面を用いて説明する。 The present invention will be explained below with reference to the drawings.

本発明の一実施例を示す図において1は周波数
変換部、中間周波増巾段を含むチユーニング回
路、4はチユーニング回路1の選局を行なうため
の選局回路(例えば周波数シンセサイザ回路より
形成された局部発振器部)、6はその選局回路を
制御するためのコントロール回路で、選局回路4
へ選局データを送出する。2は検波回路で、出力
の一方は音声増巾器3へ、他は抵抗R8およびコ
ンデンサ9より成る時定数回路(積分回路)へ送
出するように接続されている。又比較器7の出力
端子は信号検出回路5に接続されており、受信電
界がある定められた電界より大であれば、信号検
出回路5からコントロール回路6へその出力が送
られる。点Aはある定められた電界に対応する直
流レベルである。抵抗8およびコンデンサ9より
なる時定数回路から受信電界に対応する直流レベ
ルBが発生するが、この直流レベルBと前記直流
レベルAとが比較器7で比較される。直流レベル
BがAのレベルを一定時間内に何回下まわるかを
計数回路11で計数する。計数回路11へのコン
トロール入力Cはある一定時間計数するための制
御線である。計数回路11で計数された結果は計
数判定回路12で計数判定が行なわれ、ある計数
値になると計数判定回路12の出力によりコント
ロール回路6から自動選局用制御(例えば選局用
データ)出力が選局回路4におくられる。コント
ロール回路6、計数回路11および計数判定回路
12はマイクロコンピユータ13によつて構成さ
れている。信号検出回路5から信号検出出力が発
生するとその選局を停止する。抵抗8およびコン
デンサ9による時定数回路時定数はあらかじめ早
い時定数になるように設定されているから自動選
局中には受信電界を早い応答で検出することがで
き、したがつて受信電界の強い局を早く選局する
ことができる。又通常受信中にはある一定時間内
に受信電界がある定められた電界より何回下まわ
るかを抵抗8、コンデンサ9、比較器7、計数回
路11により知ることができる。即ちこれにより
抵抗8、コンデンサ9の時定数のまま平均電界を
知ることができる。計数判定回路12よりある定
められた計数値と一致すると自動選局が行なわれ
る。即ち平均電界がある定められた電界以下にな
ると自動選局が行なわれる。
In the diagram showing an embodiment of the present invention, 1 is a tuning circuit including a frequency converter and an intermediate frequency amplification stage, and 4 is a tuning circuit (formed from a frequency synthesizer circuit, for example) for selecting a channel in the tuning circuit 1. local oscillator section), 6 is a control circuit for controlling the tuning circuit, and the tuning circuit 4
Sends tuning data to. Reference numeral 2 denotes a detection circuit, one of which is connected to the audio amplifier 3, and the other to a time constant circuit (integration circuit) consisting of a resistor R8 and a capacitor 9. The output terminal of the comparator 7 is connected to the signal detection circuit 5, and if the received electric field is larger than a certain predetermined electric field, the output is sent from the signal detection circuit 5 to the control circuit 6. Point A is the DC level corresponding to a certain defined electric field. A DC level B corresponding to the received electric field is generated from a time constant circuit consisting of a resistor 8 and a capacitor 9, and a comparator 7 compares this DC level B with the DC level A. A counting circuit 11 counts how many times the DC level B falls below the level A within a certain period of time. A control input C to the counting circuit 11 is a control line for counting for a certain period of time. The results counted by the counting circuit 11 are counted and judged by the counting judgment circuit 12, and when a certain count value is reached, the output of the counting judgment circuit 12 causes the control circuit 6 to output automatic tuning control (for example, tuning data). The signal is sent to the channel selection circuit 4. The control circuit 6, the counting circuit 11, and the counting judgment circuit 12 are constituted by a microcomputer 13. When a signal detection output is generated from the signal detection circuit 5, the channel selection is stopped. The time constant of the time constant circuit made up of the resistor 8 and capacitor 9 is set in advance to be a fast time constant, so the received electric field can be detected with a quick response during automatic channel selection, and therefore the received electric field is strong. You can quickly select a station. Also, during normal reception, the resistor 8, capacitor 9, comparator 7, and counting circuit 11 can be used to determine how many times the received electric field falls below a predetermined electric field within a certain period of time. In other words, this allows the average electric field to be determined while maintaining the time constants of the resistor 8 and capacitor 9. When the count value matches a predetermined count value determined by the count determination circuit 12, automatic channel selection is performed. That is, when the average electric field becomes less than a certain electric field, automatic channel selection is performed.

以上述べたようにこの発明によれば時定数を小
にして応答を早くした状態のまま、ある一定時間
内に受信電界がある定められた電界を下まわるか
を計数することにより平均電界を知ることができ
る。そして平均電界がある値以下になるとすばや
く電界の強い局を探すという効果がある。
As described above, according to the present invention, the average electric field can be determined by counting whether the received electric field falls below a certain electric field within a certain fixed time while keeping the time constant small and the response fast. be able to. When the average electric field falls below a certain value, it has the effect of quickly searching for a station with a strong electric field.

【図面の簡単な説明】[Brief explanation of the drawing]

図は本発明の一実施例を示す構成図である。 1はチユーニング回路、2は検波回路、3は音
声増巾器、4は選局回路、5は信号検出回路、6
はコントロール回路、7は比較器、8は抵抗、9
はコンデンサ、10はスピーカー、11は計数回
路、12は計数判定回路、及び13はマイクロコ
ンピユータ(11,12,6より成る)である。
The figure is a configuration diagram showing an embodiment of the present invention. 1 is a tuning circuit, 2 is a detection circuit, 3 is an audio amplifier, 4 is a tuning circuit, 5 is a signal detection circuit, 6
is a control circuit, 7 is a comparator, 8 is a resistor, 9
10 is a capacitor, 10 is a speaker, 11 is a counting circuit, 12 is a counting judgment circuit, and 13 is a microcomputer (consisting of 11, 12, and 6).

Claims (1)

【特許請求の範囲】[Claims] 1 選局データに応じてチユーニング回路の同調
周波数を切換える選局回路、上記チユーニング回
路からの検波出力を平滑化する時定数回路、この
時定数回路の出力値と所定値とを比較する比較
器、この比較器の出力から所定時間内に上記時定
数回路の出力値が上記所定値を下まわる回数を計
数する計数回路、上記時定数回路の出力が所定値
以上になると上記比較器の出力にもとづき停止信
号を発生する信号検出回路、上記計数回路の出力
が一定時間内に所定回数に達すると選局データを
上記選局装置に出力して、上記信号検出回路から
停止信号が得られると選局データの出力を停止す
るコントロール回路を備えた受信機。
1. A tuning circuit that switches the tuning frequency of the tuning circuit according to tuning data, a time constant circuit that smoothes the detection output from the tuning circuit, a comparator that compares the output value of this time constant circuit with a predetermined value, A counting circuit that counts the number of times the output value of the time constant circuit falls below the predetermined value within a predetermined time from the output of the comparator; A signal detection circuit that generates a stop signal, and when the output of the counting circuit reaches a predetermined number of times within a certain period of time, outputs the tuning data to the tuning device, and when a stop signal is obtained from the signal detection circuit, the tuning is performed. A receiver equipped with a control circuit that stops data output.
JP14716680A 1980-10-20 1980-10-20 Receiver Granted JPS5769924A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14716680A JPS5769924A (en) 1980-10-20 1980-10-20 Receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14716680A JPS5769924A (en) 1980-10-20 1980-10-20 Receiver

Publications (2)

Publication Number Publication Date
JPS5769924A JPS5769924A (en) 1982-04-30
JPS637490B2 true JPS637490B2 (en) 1988-02-17

Family

ID=15424073

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14716680A Granted JPS5769924A (en) 1980-10-20 1980-10-20 Receiver

Country Status (1)

Country Link
JP (1) JPS5769924A (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6032833U (en) * 1983-08-09 1985-03-06 パイオニア株式会社 receiving device
DE69032974T2 (en) * 1989-11-29 1999-07-08 Matsushita Electric Industrial Co., Ltd., Kadoma, Osaka RECEIVER
US7848720B2 (en) * 2002-06-07 2010-12-07 Nxp B.V. Method and apparatus for auto-tuning of a radio fm-receiver

Also Published As

Publication number Publication date
JPS5769924A (en) 1982-04-30

Similar Documents

Publication Publication Date Title
US5339455A (en) Radio receiver adjacent-channel interference suppression circuit
EP0430468B1 (en) Signal-to-noise ratio indicating circuit for FM receivers
US5073975A (en) Stop on station circuit including center channel detector
US4107614A (en) Muting control circuit for FM receiver
US4087641A (en) Noise limiting circuit for FM stereo receiver
JPS637490B2 (en)
JPS6127714B2 (en)
EP0845873A1 (en) Method of switching a broadcast receiver to alternative frequencies during pauses in the broadcast signal
JP3568336B2 (en) RDS radio receiver
JPS6036140B2 (en) Diversity receiving device
US5732340A (en) FM receiver
JP3070987B2 (en) Automatic tuning circuit
JPS6318177Y2 (en)
JPH0311948Y2 (en)
JPS6338586Y2 (en)
JPS6338587Y2 (en)
JPS5864818A (en) Radio receiver
JP3675518B2 (en) RDS receiver
KR0129600B1 (en) An automatic tunning method of broadcasting receiver
JPH0631781Y2 (en) Multiplex receiver
KR890001537Y1 (en) Sound mid-frequency band with automatic modulating circuit
JPS647694B2 (en)
KR830001850B1 (en) receiving set
JP3922324B2 (en) Automatic channel selection device for broadcast receiver
JP3070988B2 (en) Automatic tuning circuit