JPS6337402B2 - - Google Patents

Info

Publication number
JPS6337402B2
JPS6337402B2 JP55125290A JP12529080A JPS6337402B2 JP S6337402 B2 JPS6337402 B2 JP S6337402B2 JP 55125290 A JP55125290 A JP 55125290A JP 12529080 A JP12529080 A JP 12529080A JP S6337402 B2 JPS6337402 B2 JP S6337402B2
Authority
JP
Japan
Prior art keywords
shift register
interlock information
shift
microcontrollers
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55125290A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5750044A (en
Inventor
Kazuyoshi Asada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP12529080A priority Critical patent/JPS5750044A/ja
Publication of JPS5750044A publication Critical patent/JPS5750044A/ja
Publication of JPS6337402B2 publication Critical patent/JPS6337402B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Small-Scale Networks (AREA)
  • Selective Calling Equipment (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
  • Multi Processors (AREA)
  • Control By Computers (AREA)
JP12529080A 1980-09-11 1980-09-11 Composite microcontroller system Granted JPS5750044A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12529080A JPS5750044A (en) 1980-09-11 1980-09-11 Composite microcontroller system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12529080A JPS5750044A (en) 1980-09-11 1980-09-11 Composite microcontroller system

Publications (2)

Publication Number Publication Date
JPS5750044A JPS5750044A (en) 1982-03-24
JPS6337402B2 true JPS6337402B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-07-25

Family

ID=14906412

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12529080A Granted JPS5750044A (en) 1980-09-11 1980-09-11 Composite microcontroller system

Country Status (1)

Country Link
JP (1) JPS5750044A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07113843B2 (ja) * 1982-10-22 1995-12-06 株式会社日立製作所 サブシステムの協調化方法
DD226236A1 (de) * 1984-07-25 1985-08-21 Warnke Umformtech Veb K Freiprogrammierbares steuerungssystem fuer werkzeugmaschinenkomplexe, beispielsweise fuer pressenkomplexe
JPS6143041A (ja) * 1984-08-07 1986-03-01 Amada Co Ltd Faネツトワ−クシステム
DE69233543T2 (de) * 1991-09-10 2006-06-08 Smc K.K. Flüssigkeitsdruckbetätigte Vorrichtung

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5412025B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1972-03-16 1979-05-19

Also Published As

Publication number Publication date
JPS5750044A (en) 1982-03-24

Similar Documents

Publication Publication Date Title
US4099233A (en) Electronic data-processing system with data transfer between independently operating miniprocessors
US4509113A (en) Peripheral interface adapter circuit for use in I/O controller card having multiple modes of operation
EP0380680B1 (en) Series controller
US4099231A (en) Memory control system for transferring selected words in a multiple memory word exchange during one memory cycle
US4115854A (en) Channel bus controller
US4271480A (en) Apparatus enabling the transfer of data blocks of variable lengths between two memory interfaces of different widths
US4213176A (en) System and method for increasing the output data throughput of a computer
EP0432076B1 (en) High performance shared main storage interface
US3601806A (en) Digital time multiplexed bidirectional communications system
US4593154A (en) Loop-type data transmission/reception network
EP0433520A1 (en) Elastic configurable buffer for buffering asynchronous data
US4170038A (en) Apparatus for selective control of information between close and remote stations
JPS6337402B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US3270321A (en) Selective data sampling system
JP2527771B2 (ja) プログラマブル・オ―トマトンにおける入力制御回路
US4065639A (en) Synchronous transmission control system
US3644901A (en) Digital system for controlling signal transfers between registers and data buses
US4347582A (en) Central timer unit for buffering control data in a telecommunications system
JPH0831073B2 (ja) I/oハンドラ−
US4959843A (en) Content induced transaction overlap (CITO) block transmitter
JPS6229829B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US3520000A (en) Two-dimensional delay line memory
RU2012043C1 (ru) Контроллер
JPH088579B2 (ja) 直列制御装置
SU1084846A1 (ru) Устройство дл контрол работы технологического оборудовани