JPS63314670A - マルチプロセッサシステムにおけるクロック同期方式 - Google Patents

マルチプロセッサシステムにおけるクロック同期方式

Info

Publication number
JPS63314670A
JPS63314670A JP62151827A JP15182787A JPS63314670A JP S63314670 A JPS63314670 A JP S63314670A JP 62151827 A JP62151827 A JP 62151827A JP 15182787 A JP15182787 A JP 15182787A JP S63314670 A JPS63314670 A JP S63314670A
Authority
JP
Japan
Prior art keywords
processors
clock
time
processor
control block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62151827A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0528864B2 (cg-RX-API-DMAC7.html
Inventor
Shoichiro Nakai
正一郎 中井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62151827A priority Critical patent/JPS63314670A/ja
Publication of JPS63314670A publication Critical patent/JPS63314670A/ja
Publication of JPH0528864B2 publication Critical patent/JPH0528864B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP62151827A 1987-06-17 1987-06-17 マルチプロセッサシステムにおけるクロック同期方式 Granted JPS63314670A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62151827A JPS63314670A (ja) 1987-06-17 1987-06-17 マルチプロセッサシステムにおけるクロック同期方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62151827A JPS63314670A (ja) 1987-06-17 1987-06-17 マルチプロセッサシステムにおけるクロック同期方式

Publications (2)

Publication Number Publication Date
JPS63314670A true JPS63314670A (ja) 1988-12-22
JPH0528864B2 JPH0528864B2 (cg-RX-API-DMAC7.html) 1993-04-27

Family

ID=15527179

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62151827A Granted JPS63314670A (ja) 1987-06-17 1987-06-17 マルチプロセッサシステムにおけるクロック同期方式

Country Status (1)

Country Link
JP (1) JPS63314670A (cg-RX-API-DMAC7.html)

Also Published As

Publication number Publication date
JPH0528864B2 (cg-RX-API-DMAC7.html) 1993-04-27

Similar Documents

Publication Publication Date Title
US5041966A (en) Partially distributed method for clock synchronization
US7716375B2 (en) Method for synchronization in networks
US6351821B1 (en) System and method for synchronizing time across a computer cluster
Arvind Probabilistic clock synchronization in distributed systems
US4746920A (en) Method and apparatus for clock management
US6983324B1 (en) Dynamic modification of cluster communication parameters in clustered computer system
US4531185A (en) Centralized synchronization of clocks
US8453151B2 (en) Method and system for coordinating hypervisor scheduling
US5001730A (en) Clock synchronization algorithm for address independent networks
JPH06242980A (ja) 冗長タスクの同期化システム
Eischer et al. Low-latency geo-replicated state machines with guaranteed writes
EP0676693B1 (en) Method and system for dynamically selecting a communication mode
JPS63314670A (ja) マルチプロセッサシステムにおけるクロック同期方式
CN117857659A (zh) 用于状态机复制的两步骤拜占庭共识方法及系统
JPS63314669A (ja) マルチプロセッサシステムにおけるクロック同期方式
JPH0528865B2 (cg-RX-API-DMAC7.html)
CN112367386A (zh) 基于Ignite的自动化运维方法、装置及计算机设备
CN115643271B (zh) 一种云上多应用数据同步方法、装置、服务器及介质
US11706295B2 (en) System and a method implementing a directed acyclic graph (DAG) consensus algorithm via a gossip protocol
Mahmoud et al. Software controlled access to distributed data bases
JPH01270119A (ja) マルチプロセッサシステムにおけるクロック同期方式
JPH07117940B2 (ja) マルチプロセッサシステムにおけるクロック同期方法
JPH10143401A (ja) サーバ性能測定方式
JPH0528867B2 (cg-RX-API-DMAC7.html)
JPH0528866B2 (cg-RX-API-DMAC7.html)