JPS6324838U - - Google Patents

Info

Publication number
JPS6324838U
JPS6324838U JP1986118453U JP11845386U JPS6324838U JP S6324838 U JPS6324838 U JP S6324838U JP 1986118453 U JP1986118453 U JP 1986118453U JP 11845386 U JP11845386 U JP 11845386U JP S6324838 U JPS6324838 U JP S6324838U
Authority
JP
Japan
Prior art keywords
chip component
recess
carrier
mounting structure
component mounting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1986118453U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0438522Y2 (US20020051482A1-20020502-M00012.png
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1986118453U priority Critical patent/JPH0438522Y2/ja
Publication of JPS6324838U publication Critical patent/JPS6324838U/ja
Application granted granted Critical
Publication of JPH0438522Y2 publication Critical patent/JPH0438522Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP1986118453U 1986-08-01 1986-08-01 Expired JPH0438522Y2 (US20020051482A1-20020502-M00012.png)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1986118453U JPH0438522Y2 (US20020051482A1-20020502-M00012.png) 1986-08-01 1986-08-01

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1986118453U JPH0438522Y2 (US20020051482A1-20020502-M00012.png) 1986-08-01 1986-08-01

Publications (2)

Publication Number Publication Date
JPS6324838U true JPS6324838U (US20020051482A1-20020502-M00012.png) 1988-02-18
JPH0438522Y2 JPH0438522Y2 (US20020051482A1-20020502-M00012.png) 1992-09-09

Family

ID=31004918

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1986118453U Expired JPH0438522Y2 (US20020051482A1-20020502-M00012.png) 1986-08-01 1986-08-01

Country Status (1)

Country Link
JP (1) JPH0438522Y2 (US20020051482A1-20020502-M00012.png)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994029887A1 (en) * 1993-06-14 1994-12-22 Poripurasuchikkusu Co., Ltd. Molded electric part and its manufacture
EP3542398A4 (en) * 2016-11-21 2020-12-02 3M Innovative Properties Company AUTOMATIC REGISTRATION BETWEEN CIRCUIT CHIPS AND INTERCONNECTIONS

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994029887A1 (en) * 1993-06-14 1994-12-22 Poripurasuchikkusu Co., Ltd. Molded electric part and its manufacture
EP3542398A4 (en) * 2016-11-21 2020-12-02 3M Innovative Properties Company AUTOMATIC REGISTRATION BETWEEN CIRCUIT CHIPS AND INTERCONNECTIONS
US10971468B2 (en) 2016-11-21 2021-04-06 3M Innovative Properties Company Automatic registration between circuit dies and interconnects

Also Published As

Publication number Publication date
JPH0438522Y2 (US20020051482A1-20020502-M00012.png) 1992-09-09

Similar Documents

Publication Publication Date Title
JPS6324838U (US20020051482A1-20020502-M00012.png)
JPS6346844U (US20020051482A1-20020502-M00012.png)
JPS6413137U (US20020051482A1-20020502-M00012.png)
JPS6379628U (US20020051482A1-20020502-M00012.png)
JPH01139418U (US20020051482A1-20020502-M00012.png)
JPS6186973U (US20020051482A1-20020502-M00012.png)
JPH0327068U (US20020051482A1-20020502-M00012.png)
JPS61158955U (US20020051482A1-20020502-M00012.png)
JPS63140646U (US20020051482A1-20020502-M00012.png)
JPS6429885U (US20020051482A1-20020502-M00012.png)
JPS63128737U (US20020051482A1-20020502-M00012.png)
JPH0337779U (US20020051482A1-20020502-M00012.png)
JPH0165175U (US20020051482A1-20020502-M00012.png)
JPH0166763U (US20020051482A1-20020502-M00012.png)
JPH02146452U (US20020051482A1-20020502-M00012.png)
JPS62135440U (US20020051482A1-20020502-M00012.png)
JPS6455593U (US20020051482A1-20020502-M00012.png)
JPH0317637U (US20020051482A1-20020502-M00012.png)
JPH0369870U (US20020051482A1-20020502-M00012.png)
JPS6350456U (US20020051482A1-20020502-M00012.png)
JPS6166973U (US20020051482A1-20020502-M00012.png)
JPS62128666U (US20020051482A1-20020502-M00012.png)
JPS6170262U (US20020051482A1-20020502-M00012.png)
JPH02104639U (US20020051482A1-20020502-M00012.png)
JPS63140616U (US20020051482A1-20020502-M00012.png)