JPS63228367A - 主記憶アクセス方式 - Google Patents

主記憶アクセス方式

Info

Publication number
JPS63228367A
JPS63228367A JP6101087A JP6101087A JPS63228367A JP S63228367 A JPS63228367 A JP S63228367A JP 6101087 A JP6101087 A JP 6101087A JP 6101087 A JP6101087 A JP 6101087A JP S63228367 A JPS63228367 A JP S63228367A
Authority
JP
Japan
Prior art keywords
cpus
access
lock control
cpu
lock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6101087A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0542027B2 (enrdf_load_stackoverflow
Inventor
Yoshiichi Mori
森　芳一
Tadashi Sato
佐藤　忠氏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP6101087A priority Critical patent/JPS63228367A/ja
Publication of JPS63228367A publication Critical patent/JPS63228367A/ja
Publication of JPH0542027B2 publication Critical patent/JPH0542027B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP6101087A 1987-03-18 1987-03-18 主記憶アクセス方式 Granted JPS63228367A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6101087A JPS63228367A (ja) 1987-03-18 1987-03-18 主記憶アクセス方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6101087A JPS63228367A (ja) 1987-03-18 1987-03-18 主記憶アクセス方式

Publications (2)

Publication Number Publication Date
JPS63228367A true JPS63228367A (ja) 1988-09-22
JPH0542027B2 JPH0542027B2 (enrdf_load_stackoverflow) 1993-06-25

Family

ID=13158933

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6101087A Granted JPS63228367A (ja) 1987-03-18 1987-03-18 主記憶アクセス方式

Country Status (1)

Country Link
JP (1) JPS63228367A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0424862A (ja) * 1990-05-18 1992-01-28 Nec Corp 処理装置間の障害検出方式
JP2009140217A (ja) * 2007-12-06 2009-06-25 Miura Co Ltd 連携制御方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0424862A (ja) * 1990-05-18 1992-01-28 Nec Corp 処理装置間の障害検出方式
JP2009140217A (ja) * 2007-12-06 2009-06-25 Miura Co Ltd 連携制御方法

Also Published As

Publication number Publication date
JPH0542027B2 (enrdf_load_stackoverflow) 1993-06-25

Similar Documents

Publication Publication Date Title
US7506339B2 (en) High performance synchronization of accesses by threads to shared resources
US5524247A (en) System for scheduling programming units to a resource based on status variables indicating a lock or lock-wait state thereof
JP2511588B2 (ja) デ―タ処理ネットワ―ク、ロックを獲得させる方法及び直列化装置
US6047316A (en) Multiprocessor computing apparatus having spin lock fairness
EP0145889B1 (en) Non-spinning task locking using compare and swap
US5050072A (en) Semaphore memory to reduce common bus contention to global memory with localized semaphores in a multiprocessor system
US5613139A (en) Hardware implemented locking mechanism for handling both single and plural lock requests in a lock message
US6112222A (en) Method for resource lock/unlock capability in multithreaded computer environment
US6779090B2 (en) Spinlock for shared memory
US6792497B1 (en) System and method for hardware assisted spinlock
US5893157A (en) Blocking symbol control in a computer system to serialize accessing a data resource by simultaneous processor requests
JPH07101410B2 (ja) データ処理ネットワークにおいて逐次化手段の試験のため命令流の実行を同期させる方法
JP2010003315A (ja) データ処理装置及び共用資源へのアクセス制御方法
US3528061A (en) Interlock arrangement
CN113934516B (zh) 一种锁管理方法、装置及设备
US20030126187A1 (en) Apparatus and method for synchronization in a multi-thread system of JAVA virtual machine
US6105050A (en) System for resource lock/unlock capability in multithreaded computer environment
JPH11327934A (ja) コンピュ―タシステムのためのセマフォ
JPH10143467A (ja) データ処理システムにおいてバス所有権を調停するための方法および装置
JP4457047B2 (ja) マルチプロセッサシステム
JPS63228367A (ja) 主記憶アクセス方式
US7099974B2 (en) Method, apparatus, and system for reducing resource contention in multiprocessor systems
US6701429B1 (en) System and method of start-up in efficient way for multi-processor systems based on returned identification information read from pre-determined memory location
CN112306703B (zh) 一种numa系统中的临界区执行方法及装置
JP2014182507A (ja) 計算機及び排他制御方法及び排他制御プログラム