JPS63211796A - Manufacture of multilayer laminated board - Google Patents

Manufacture of multilayer laminated board

Info

Publication number
JPS63211796A
JPS63211796A JP4480187A JP4480187A JPS63211796A JP S63211796 A JPS63211796 A JP S63211796A JP 4480187 A JP4480187 A JP 4480187A JP 4480187 A JP4480187 A JP 4480187A JP S63211796 A JPS63211796 A JP S63211796A
Authority
JP
Japan
Prior art keywords
copper foil
weight
parts
double
manufacture
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4480187A
Other languages
Japanese (ja)
Other versions
JPH0519318B2 (en
Inventor
雅之 野田
稔 米倉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Resonac Corp
Original Assignee
Shin Kobe Electric Machinery Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Kobe Electric Machinery Co Ltd filed Critical Shin Kobe Electric Machinery Co Ltd
Priority to JP4480187A priority Critical patent/JPS63211796A/en
Publication of JPS63211796A publication Critical patent/JPS63211796A/en
Publication of JPH0519318B2 publication Critical patent/JPH0519318B2/ja
Granted legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は、プリント回路が複数層に構成される多層積層
板の製造法に関する。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a method for manufacturing a multilayer laminate having a printed circuit in a plurality of layers.

従来の技術 従来、多層積層板は、両面銅張り積層板を所定の回路に
エツチングした両面プリント配線板を内層回路とし、そ
の回路表面に接着性を高めるだめの黒化処理を施した後
、数枚のプリプレグを介して表面に銅箔を加熱加圧接着
し、一体化したものである。
Conventional technology Conventionally, multilayer laminates have been manufactured using a double-sided printed wiring board made by etching a double-sided copper-clad laminate with a predetermined circuit. Copper foil is bonded under heat and pressure to the surface of two sheets of prepreg to form an integrated structure.

発明が解決しようとする問題点 しかし、従来の製造方法においては、表面銅箔の接着の
ためにプリプレグを使用するため、また内層回路表面黒
化処理等の必要から、製造工程が複雑であり、また、表
面銅箔を一体化する工程で積層板にボイドが残らないよ
うにするために、高圧で加圧する必要があり、設備が大
きなものとなっている。
Problems to be Solved by the Invention However, in the conventional manufacturing method, the manufacturing process is complicated due to the use of prepreg for bonding the surface copper foil and the need for blackening treatment on the surface of the inner layer circuit. Furthermore, in order to prevent voids from remaining in the laminate during the process of integrating the surface copper foil, it is necessary to apply high pressure, which requires large equipment.

本発明は、ボイドのない多層積層板を、簡単な工程で製
造することを目的とするものである。
The object of the present invention is to manufacture a void-free multilayer laminate using a simple process.

問題点を解決するための手段 上記目的を達成するために、本発明は、回路が両面粗化
銅箔よりなる両面プリント配線板を内層回路とする。そ
の表面に、マイクロカプセル化した常温硬化剤を無溶剤
エポキシ樹脂組成物100重量部に対して1〜20重量
部配合したものを塗布し、一次加熱によりマイクロカプ
セルを熱溶融させる。その後二次加熱と加圧により前記
塗布面に銅箔を接着一体化することを特徴とするもので
ある。
Means for Solving the Problems In order to achieve the above object, the present invention uses a double-sided printed wiring board whose circuits are made of double-sided roughened copper foil as an inner layer circuit. A mixture of 1 to 20 parts by weight of a microcapsulated room-temperature curing agent based on 100 parts by weight of a solvent-free epoxy resin composition is applied to the surface, and the microcapsules are thermally melted by primary heating. The method is characterized in that the copper foil is then bonded and integrated with the coated surface by secondary heating and pressurization.

作用 本発明に使用する常温硬化剤は、ジエチレントリアミン
、トリエチレンジアミン、エチレンジアミンなどである
。これらを封入してマイクロカプセルを形成する材料は
、ポリスチレン、ポリエチレンなどであり、一次加熱の
ときにカプセル壁溶融して、常温硬化剤が露出しエポキ
シ樹脂に作用しセミキュアを行なう。これによって、均
一な絶縁膜が形成され、次の二次加熱と加圧により銅箔
が強固に接着される。
Function: The room temperature curing agent used in the present invention includes diethylenetriamine, triethylenediamine, ethylenediamine, and the like. The material used to encapsulate these to form microcapsules is polystyrene, polyethylene, etc., and the capsule wall melts during primary heating, exposing the room-temperature curing agent and acting on the epoxy resin to perform semi-curing. As a result, a uniform insulating film is formed, and the copper foil is firmly bonded by the subsequent secondary heating and pressurization.

常温硬化剤の配合量は、1重量部未満であると、銅箔の
接着時に絶縁膜の均一性が期待できず、内層回路と表面
の回路間で短絡を生じやすい。また、20重量部を越え
ると、硬化反応が急激となり、ボイドが発生する。
If the amount of the room temperature curing agent is less than 1 part by weight, uniformity of the insulating film cannot be expected when adhering the copper foil, and short circuits are likely to occur between the inner layer circuit and the surface circuit. Moreover, if it exceeds 20 parts by weight, the curing reaction becomes rapid and voids occur.

実施例 本発明で使用する無溶剤エポキシ樹脂は、通常の液状エ
ポキシ、固型エポキシを使用すればよいが、塗布すると
きに粘度が10〜600ポイズであることが望ましい。
Examples The solvent-free epoxy resin used in the present invention may be an ordinary liquid epoxy or solid epoxy, but it is desirable that the viscosity at the time of coating is 10 to 600 poise.

塗布時の粘度が低いと均一な絶縁層が得られず、粘度が
高いとボイドが発生しやすい。無溶剤エポキシ樹脂には
、無機充填剤を配合してもよい。
If the viscosity during coating is low, a uniform insulating layer cannot be obtained, and if the viscosity is high, voids are likely to occur. An inorganic filler may be added to the solvent-free epoxy resin.

ピコ−) 1001、シェル化学製)100重量部に、
ジシアンジアミド4重fi部、2−−r−チル−4−メ
チルイミダゾール0.6重量部、マイクロカプセル化し
たジエチレントリアミンを第1表に示す量で配合し、9
0℃で5分間撹拌した。回路が両面粗化銅箔よりなる両
面プリント配線板の両表面に、前記配合物を0.21の
厚さで塗布した。
Pico) 1001, manufactured by Shell Chemical) 100 parts by weight,
Four parts of dicyandiamide, 0.6 parts by weight of 2-r-thyl-4-methylimidazole, and microencapsulated diethylenetriamine were blended in the amounts shown in Table 1, and 9
Stirred at 0°C for 5 minutes. The above formulation was applied to a thickness of 0.21 on both surfaces of a double-sided printed wiring board whose circuitry was made of double-sided roughened copper foil.

この塗布面に18μ厚の銅箔を重ねて120℃で一次加
熱してマイクロカプセルを溶融させセミキュアを行なっ
た。その後150℃で二次加熱し、5 kg /−の加
圧で銅箔を一体に接着して多層積層板を得た。
A copper foil with a thickness of 18 .mu.m was placed on this coated surface and was heated primarily at 120.degree. C. to melt the microcapsules and perform semi-curing. Thereafter, it was subjected to secondary heating at 150°C, and the copper foil was bonded together under a pressure of 5 kg/- to obtain a multilayer laminate.

その特性を、第1表に併せて示す。Its properties are also shown in Table 1.

比較例3 上記で使用したエポキシ樹脂100重量部にジシアンジ
アミド4重量部=2−エチル−4−メチルイミダゾール
0.3重量部を配合した溶液を平織ガラス布に塗布乾燥
してB−ステージとしたプリプレグを用意した。上記で
用いた両面プリント配線板の両表面に、前記プリプレグ
を介して18μ厚の銅箔を載置し、加熱加圧により一体
化して多層積層板を得た。その特性を第1表に示す。
Comparative Example 3 A prepreg prepared by blending 100 parts by weight of the epoxy resin used above with 4 parts by weight of dicyandiamide = 0.3 parts by weight of 2-ethyl-4-methylimidazole was applied to a plain-woven glass cloth and dried to form a B-stage. prepared. Copper foils with a thickness of 18 μm were placed on both surfaces of the double-sided printed wiring board used above via the prepreg, and were integrated by heating and pressing to obtain a multilayer laminate. Its characteristics are shown in Table 1.

第   1   表 発明の効果 上述のように本発明は、表面銅箔の接着一体化にプリプ
レグを用いないので工程が簡略化され、またボイドの発
生が少ない多層積層板を製造できる点、その工業的価値
は極めて大なるものである。
Table 1 Effects of the Invention As mentioned above, the present invention simplifies the process because it does not use prepreg to bond and integrate the surface copper foil, and also has the advantage of being able to manufacture a multilayer laminate with fewer voids, and its industrial advantages. The value is extremely great.

Claims (1)

【特許請求の範囲】[Claims]  回路が両面粗化銅箔よりなる両面プリント配線板の表
面に、マイクロカプセル化した常温硬化剤を無溶剤エポ
キシ樹脂組成物100重量部に対して1〜20重量部配
合したものを塗布し、一次加熱によりマイクロカプセル
を熱溶融させ、その後二次加熱と加圧により前記塗布面
に銅箔を接着することを特徴とする多層積層板の製造法
A mixture of 1 to 20 parts by weight of a microencapsulated room-temperature curing agent per 100 parts by weight of a solvent-free epoxy resin composition is applied to the surface of a double-sided printed wiring board whose circuit is made of double-sided roughened copper foil, and A method for producing a multilayer laminate, comprising thermally melting microcapsules by heating, and then bonding copper foil to the coated surface by secondary heating and pressure.
JP4480187A 1987-02-27 1987-02-27 Manufacture of multilayer laminated board Granted JPS63211796A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4480187A JPS63211796A (en) 1987-02-27 1987-02-27 Manufacture of multilayer laminated board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4480187A JPS63211796A (en) 1987-02-27 1987-02-27 Manufacture of multilayer laminated board

Publications (2)

Publication Number Publication Date
JPS63211796A true JPS63211796A (en) 1988-09-02
JPH0519318B2 JPH0519318B2 (en) 1993-03-16

Family

ID=12701528

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4480187A Granted JPS63211796A (en) 1987-02-27 1987-02-27 Manufacture of multilayer laminated board

Country Status (1)

Country Link
JP (1) JPS63211796A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003098985A1 (en) * 2002-05-17 2003-11-27 Japan Science And Technology Corporation Method for forming multilayer circuit structure and base having multilayer circuit structure

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003098985A1 (en) * 2002-05-17 2003-11-27 Japan Science And Technology Corporation Method for forming multilayer circuit structure and base having multilayer circuit structure
CN100435603C (en) * 2002-05-17 2008-11-19 独立行政法人科学技术振兴机构 Method for forming multilayer circuit structure and base having multilayer circuit structure

Also Published As

Publication number Publication date
JPH0519318B2 (en) 1993-03-16

Similar Documents

Publication Publication Date Title
EP0434013B1 (en) Epoxy resin-impregnated glass cloth sheet having adhesive layer
JP2603053B2 (en) Conductor paste composition for filling via holes, double-sided and multilayer printed circuit boards using the same, and method for producing the same
JPH10256687A (en) Conductor paste composition for filling it into via hole, and printed circuit board using the same
JPH10321974A (en) Board for forming circuit
JP4468081B2 (en) Conductive paste composition for multilayer wiring board
KR100523913B1 (en) Composition for Resin Coated Copper and Method for Preparing a Resin Coated Copper Using the Same
JPS63211796A (en) Manufacture of multilayer laminated board
JPH05261861A (en) Laminated sheet
JP3728059B2 (en) Multilayer wiring board
JP2000077849A (en) Wiring board and its manufacture
JP2005353781A (en) Conductive paste composition for multilayer interconnection substrate
JP4481734B2 (en) Conductive paste composition for multilayer wiring board
JPH0771840B2 (en) Copper clad laminate and manufacturing method thereof
JPH08283436A (en) Prepreg and copper-clad laminate board
JP4481733B2 (en) Conductive paste composition for multilayer wiring board
JPH11204944A (en) Manufacture of multilayer printed wiring board
JP2675810B2 (en) Manufacturing method of electric laminate
JP2002109956A (en) Conductive paste and manufacturing method of circuit board using the same
KR100827756B1 (en) Thermosetting adhesive agent and adhesive film using the same
JP2591447B2 (en) Multilayer substrate and manufacturing method thereof
JPH0138136B2 (en)
JPH01235293A (en) Manufacture of electric laminated board
JP2633286B2 (en) Manufacturing method of electric laminate
JPS63262240A (en) Copper-clad laminated board and manufacture thereof
JP2000068619A (en) Conductive material for connection of wirings interposing insulating layer between them and manufacture of wiring board