JPS63182753A - マイクロプロセツサ用デバツク装置 - Google Patents

マイクロプロセツサ用デバツク装置

Info

Publication number
JPS63182753A
JPS63182753A JP62015376A JP1537687A JPS63182753A JP S63182753 A JPS63182753 A JP S63182753A JP 62015376 A JP62015376 A JP 62015376A JP 1537687 A JP1537687 A JP 1537687A JP S63182753 A JPS63182753 A JP S63182753A
Authority
JP
Japan
Prior art keywords
memory means
address
memory
conditional branch
coverage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62015376A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0531175B2 (OSRAM
Inventor
Yoshio Yoshida
良夫 吉田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yokogawa Electric Corp
Original Assignee
Yokogawa Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yokogawa Electric Corp filed Critical Yokogawa Electric Corp
Priority to JP62015376A priority Critical patent/JPS63182753A/ja
Publication of JPS63182753A publication Critical patent/JPS63182753A/ja
Publication of JPH0531175B2 publication Critical patent/JPH0531175B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
JP62015376A 1987-01-26 1987-01-26 マイクロプロセツサ用デバツク装置 Granted JPS63182753A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62015376A JPS63182753A (ja) 1987-01-26 1987-01-26 マイクロプロセツサ用デバツク装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62015376A JPS63182753A (ja) 1987-01-26 1987-01-26 マイクロプロセツサ用デバツク装置

Publications (2)

Publication Number Publication Date
JPS63182753A true JPS63182753A (ja) 1988-07-28
JPH0531175B2 JPH0531175B2 (OSRAM) 1993-05-11

Family

ID=11887055

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62015376A Granted JPS63182753A (ja) 1987-01-26 1987-01-26 マイクロプロセツサ用デバツク装置

Country Status (1)

Country Link
JP (1) JPS63182753A (OSRAM)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61123942A (ja) * 1984-11-21 1986-06-11 Yokogawa Electric Corp マイクロプロセツサ用デバツク装置
JPS61202243A (ja) * 1985-03-06 1986-09-08 Yokogawa Electric Corp マイクロプロセツサ用デバツグ装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61123942A (ja) * 1984-11-21 1986-06-11 Yokogawa Electric Corp マイクロプロセツサ用デバツク装置
JPS61202243A (ja) * 1985-03-06 1986-09-08 Yokogawa Electric Corp マイクロプロセツサ用デバツグ装置

Also Published As

Publication number Publication date
JPH0531175B2 (OSRAM) 1993-05-11

Similar Documents

Publication Publication Date Title
DE69728244T2 (de) Verfahren und Vorrichtung für die Fehlerbeseitigungsunterstützung eines Pipeline-Mikroprozessors
DE69713856T2 (de) Integrierte Halbleiterspeicheranordnung und Kommunikationsverfahren dafür
US5479652A (en) Microprocessor with an external command mode for diagnosis and debugging
DE69729057T2 (de) Verfahren zum Anwenden eines Mehrwort-Befehlsregisters während der Fehlersuche eines Datenverarbeitungssystems
DE69728632T2 (de) Einzelne Schrittausführung von Prozessor- und Teilsystempipelines während der Fehlersuche in einem Datenverarbeitungssystem
DE69705813T2 (de) Diagnosesystem und Verfahren bei einer integrierten Halbleiterschaltung
US20030196144A1 (en) Processor condition sensing circuits, systems and methods
EP3369015B1 (en) Methods and circuits for debugging circuit designs
US20010047253A1 (en) Data processing condition detector with table lookup
US20030046610A1 (en) Microcomputer and debugging system
Rahmani et al. Efficient trace signal selection using augmentation and ILP techniques
US20040193957A1 (en) Emulation devices, systems and methods utilizing state machines
CN115719047B (zh) 基于波形gpu联合仿真系统
CN115686655B (zh) 用于gpu ip验证的联合仿真系统
US20040103336A1 (en) Apparatus for alignment of data collected from multiple pipe stages with heterogeneous retention policies in an unprotected pipeline
CN100492315C (zh) 嵌入式信号处理器模拟器
JPS6360424B2 (OSRAM)
CN114564394A (zh) 一种测试用例确定方法、系统及相关组件
JPS63182753A (ja) マイクロプロセツサ用デバツク装置
CN114691520B (zh) 基于处理器调试架构的指令可编程缓冲区设计系统
CN207946806U (zh) 一种调试器和调试装置
DE69728507T2 (de) Nichtintrusive Kodehaltepunkte in einem Prozessorbefehlsausführungspipeline
CN116737078A (zh) 一种快速闪存读写系统、方法、设备及介质
JPS61202243A (ja) マイクロプロセツサ用デバツグ装置
JPH01180647A (ja) デバッグ装置