JPS63172147U - - Google Patents

Info

Publication number
JPS63172147U
JPS63172147U JP6433787U JP6433787U JPS63172147U JP S63172147 U JPS63172147 U JP S63172147U JP 6433787 U JP6433787 U JP 6433787U JP 6433787 U JP6433787 U JP 6433787U JP S63172147 U JPS63172147 U JP S63172147U
Authority
JP
Japan
Prior art keywords
lead wires
tie bar
lead frame
utility
registration request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6433787U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP6433787U priority Critical patent/JPS63172147U/ja
Publication of JPS63172147U publication Critical patent/JPS63172147U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Devices Affording Protection Of Roads Or Walls For Sound Insulation (AREA)
JP6433787U 1987-04-28 1987-04-28 Pending JPS63172147U (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6433787U JPS63172147U (fr) 1987-04-28 1987-04-28

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6433787U JPS63172147U (fr) 1987-04-28 1987-04-28

Publications (1)

Publication Number Publication Date
JPS63172147U true JPS63172147U (fr) 1988-11-09

Family

ID=30900402

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6433787U Pending JPS63172147U (fr) 1987-04-28 1987-04-28

Country Status (1)

Country Link
JP (1) JPS63172147U (fr)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5512439U (fr) * 1978-07-11 1980-01-26
JPS5517382B2 (fr) * 1975-03-03 1980-05-10
JPS576252B2 (fr) * 1975-06-24 1982-02-04
JPS6310567B2 (fr) * 1983-11-05 1988-03-08 Hitachi Seisakusho Kk

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5517382B2 (fr) * 1975-03-03 1980-05-10
JPS576252B2 (fr) * 1975-06-24 1982-02-04
JPS5512439U (fr) * 1978-07-11 1980-01-26
JPS6310567B2 (fr) * 1983-11-05 1988-03-08 Hitachi Seisakusho Kk

Similar Documents

Publication Publication Date Title
JPS63172147U (fr)
JPS63170962U (fr)
JPS6454324U (fr)
JPH0267654U (fr)
JPS63142877U (fr)
JPH0236013U (fr)
JPH01100452U (fr)
JPS63177061U (fr)
JPH046125U (fr)
JPS6377328U (fr)
JPH0227607U (fr)
JPH0292942U (fr)
JPS61190146U (fr)
JPS59186488U (ja) 形状記憶合金の構造
JPS60115347U (ja) 傾斜金網フエンス
JPS61107782U (fr)
JPH0233434U (fr)
JPH0373464U (fr)
JPS6424852U (fr)
JPH0282046U (fr)
JPS63187348U (fr)
JPS61146343U (fr)
JPS5963276U (ja) 結束バンド
JPH02116745U (fr)
JPS6292036U (fr)