JPS63108230U - - Google Patents
Info
- Publication number
- JPS63108230U JPS63108230U JP19976486U JP19976486U JPS63108230U JP S63108230 U JPS63108230 U JP S63108230U JP 19976486 U JP19976486 U JP 19976486U JP 19976486 U JP19976486 U JP 19976486U JP S63108230 U JPS63108230 U JP S63108230U
- Authority
- JP
- Japan
- Prior art keywords
- lock switch
- circuit
- flip
- output
- operates
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Electronic Switches (AREA)
Description
第1図は本考案によるロツクスイツチ回路の一
実施例を示す回路図である。
2……電源線、3……負荷回路、4……フリツ
プフロツプ回路、5……インバータ回路、6〜9
……負荷回路、S1……ノンロツクスイツチ。
FIG. 1 is a circuit diagram showing an embodiment of a lock switch circuit according to the present invention. 2...Power supply line, 3...Load circuit, 4...Flip-flop circuit, 5...Inverter circuit, 6-9
...Load circuit, S1 ...Non-lock switch.
Claims (1)
と、前記一つの電源線に接続され、かつ前記ノン
ロツクスイツチをオンする毎に状態が反転するフ
リツプフロツプ回路と、前記一つの電源線に接続
され、前記フリツプフロツプ回路の一方の出力に
もとづいて動作し、かつ出力にもとづき前記一つ
の電源線に接続された負荷回路を動作させるイン
バータ回路を具備してなることを特徴とするロツ
クスイツチ回路。 a non-lock switch connected to one power line; a flip-flop circuit connected to the one power line and whose state is inverted each time the non-lock switch is turned on; 1. A lock switch circuit comprising an inverter circuit that operates based on one output of a flip-flop circuit and operates a load circuit connected to said one power supply line based on the output.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19976486U JPS63108230U (en) | 1986-12-30 | 1986-12-30 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19976486U JPS63108230U (en) | 1986-12-30 | 1986-12-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS63108230U true JPS63108230U (en) | 1988-07-12 |
Family
ID=31161694
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19976486U Pending JPS63108230U (en) | 1986-12-30 | 1986-12-30 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63108230U (en) |
-
1986
- 1986-12-30 JP JP19976486U patent/JPS63108230U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS63108230U (en) | ||
JPH0411479U (en) | ||
JPS6397349U (en) | ||
JPS62140891U (en) | ||
JPH03109432U (en) | ||
JPS6368002U (en) | ||
JPS62151534U (en) | ||
JPS62127671U (en) | ||
JPS634185U (en) | ||
JPS60187778U (en) | Gateball timer | |
JPS62178678U (en) | ||
JPS6367819U (en) | ||
JPS634184U (en) | ||
JPH01113533U (en) | ||
JPS6278083U (en) | ||
JPS6251824U (en) | ||
JPS62133431U (en) | ||
JPS59187027U (en) | switch circuit | |
JPS6378433U (en) | ||
JPS63131418U (en) | ||
JPS60131815U (en) | time code generator | |
JPS63153427U (en) | ||
JPH0214147U (en) | ||
JPS62135583U (en) | ||
JPS6237389U (en) |