JPS6253966B2 - - Google Patents
Info
- Publication number
- JPS6253966B2 JPS6253966B2 JP53155314A JP15531478A JPS6253966B2 JP S6253966 B2 JPS6253966 B2 JP S6253966B2 JP 53155314 A JP53155314 A JP 53155314A JP 15531478 A JP15531478 A JP 15531478A JP S6253966 B2 JPS6253966 B2 JP S6253966B2
- Authority
- JP
- Japan
- Prior art keywords
- flop
- transistor
- emitter
- flip
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 101100112673 Rattus norvegicus Ccnd2 gene Proteins 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15531478A JPS5580914A (en) | 1978-12-14 | 1978-12-14 | Master/slave flip-flop circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15531478A JPS5580914A (en) | 1978-12-14 | 1978-12-14 | Master/slave flip-flop circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5580914A JPS5580914A (en) | 1980-06-18 |
| JPS6253966B2 true JPS6253966B2 (enExample) | 1987-11-12 |
Family
ID=15603173
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15531478A Granted JPS5580914A (en) | 1978-12-14 | 1978-12-14 | Master/slave flip-flop circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5580914A (enExample) |
-
1978
- 1978-12-14 JP JP15531478A patent/JPS5580914A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5580914A (en) | 1980-06-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4628216A (en) | Merging of logic function circuits to ECL latch or flip-flop circuit | |
| US4449063A (en) | Logic circuit with improved switching | |
| GB2156614A (en) | A switching circuit | |
| US4754171A (en) | High speed low power emitter coupled logic circuit | |
| EP0209464B1 (en) | Master-slave type flip-flop circuit | |
| US5614848A (en) | High-speed semiconductor integrated circuit device composed of CMOS and bipolar transistors | |
| US4334157A (en) | Data latch with enable signal gating | |
| US4835422A (en) | Arbiter circuits with metastable free outputs | |
| JPS6365171B2 (enExample) | ||
| US3621289A (en) | Master-slave type j-k flip-flop circuits comprised by current switching type logical circuits | |
| US4274017A (en) | Cascode polarity hold latch having integrated set/reset capability | |
| US4349753A (en) | Emitter function logic flip-flop circuit | |
| US4491745A (en) | TTL flip-flop with clamping diode for eliminating race conditions | |
| JPS6253966B2 (enExample) | ||
| US4378505A (en) | Emitter function logic latch and counter circuits | |
| US4749885A (en) | Nonsaturating bipolar logic gate having a low number of components and low power dissipation | |
| US4626711A (en) | Exclusive or gate circuit | |
| US3610959A (en) | Direct-coupled trigger circuit | |
| US4156154A (en) | Flip-flop circuit | |
| US4771187A (en) | Bistable circuit | |
| US4277698A (en) | Delay type flip-flop | |
| US4728818A (en) | Emitter function logic with concurrent, complementary outputs | |
| JPH0147049B2 (enExample) | ||
| JPS6316047B2 (enExample) | ||
| JPH04307809A (ja) | Rsフリップフロップ |