JPS6244737B2 - - Google Patents

Info

Publication number
JPS6244737B2
JPS6244737B2 JP55103728A JP10372880A JPS6244737B2 JP S6244737 B2 JPS6244737 B2 JP S6244737B2 JP 55103728 A JP55103728 A JP 55103728A JP 10372880 A JP10372880 A JP 10372880A JP S6244737 B2 JPS6244737 B2 JP S6244737B2
Authority
JP
Japan
Prior art keywords
packets
come
served
storage circuit
packet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55103728A
Other languages
Japanese (ja)
Other versions
JPS5730446A (en
Inventor
Ryuichi Toki
Minoru Sugano
Takao Kato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP10372880A priority Critical patent/JPS5730446A/en
Publication of JPS5730446A publication Critical patent/JPS5730446A/en
Publication of JPS6244737B2 publication Critical patent/JPS6244737B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)

Description

【発明の詳細な説明】 本発明は、複数の端末からのパケツトを選択
し、1本の加入者線へ端末からのパケツトを送信
するパケツト分岐挿入装置に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a packet add/drop device that selects packets from a plurality of terminals and transmits the packets from the terminals to one subscriber line.

パケツト端末を用いてパケツト交換網或いはパ
ケツト端末と通信を行うことを目的とするシステ
ムにおいて、更にパケツト端末を増設する場合に
は、パケツト交換網との間の回線を更に1本増や
すか、或いはパケツト交換網との間に既収容のパ
ケツト端末からのパケツトと増設を行うパケツト
端末からのパケツトをパケツト多重する機能を有
するパケツト多重化装置を設置する必要があつ
た。
In a system whose purpose is to communicate with a packet switching network or packet terminals using packet terminals, when adding more packet terminals, it is necessary to add one more line to the packet switching network or to It was necessary to install a packet multiplexing device with a function of multiplexing packets from the already accommodated packet terminals and packets from the packet terminal to be added between the switching network and the switching network.

ところが前者の場合には、新らたに回線を増設
するため、回線敷設設備、回線伝送用変復調装置
などを用意する必要がある。後者の場合にも、パ
ケツト多重化装置を導入することはパケツト交換
網と当該装置との間のハイレベルデータリンク
(HDLC)手順に従つたフレームレベルの処理だ
けではなく、既存パケツト端末、増設するパケツ
ト端末およびパケツト交換網と当該装置との間の
CCITT勧告のX25に従うパケツトレベルの処理
が必要となる。しかもパケツト多重化装置は、多
数のパケツト端末を収容することによつて経済化
を図つており、小規模の装置でも16端末から64端
末程度の収容となつており、数端末の程度では経
済的には不利である。
However, in the former case, in order to add a new line, it is necessary to prepare line installation equipment, line transmission modem equipment, etc. In the latter case, introducing a packet multiplexing device not only processes the frame level according to the high-level data link (HDLC) procedure between the packet switching network and the device, but also requires the addition of existing packet terminals. between the packet terminal and the packet switching network and the device.
Packet level processing in accordance with CCITT recommendation X25 is required. Moreover, packet multiplexing equipment is made more economical by accommodating a large number of packet terminals, and even small-scale equipment can accommodate between 16 and 64 terminals, making it economical to accommodate only a few terminals. It is disadvantageous for

また優先処理する回線を設定する場合に、前者
の手段ではパケツト交換網にその機能を新設する
必要があり、後者の手段ではパケツト多重化装置
に前記に更に優先処理機能を追加する必要があ
り、いずれの場合にも前記した事項に加えて更に
不利である。
Furthermore, when setting a line for priority processing, the former method requires the addition of a new function to the packet switching network, while the latter method requires the addition of a priority processing function to the packet multiplexing device. In either case, there are further disadvantages in addition to the above-mentioned problems.

本発明の目的は、上記した従来技術の欠点をな
くし、複数のパケツト回線からの送受信パケツト
を単一回線へ挿入分岐する装置を提供することに
ある。
SUMMARY OF THE INVENTION An object of the present invention is to eliminate the above-mentioned drawbacks of the prior art and to provide an apparatus for adding and dropping transmitted and received packets from a plurality of packet lines to a single line.

前記目的を実現するために、本発明は、優先端
末からのパケツトの受信検出を行い先着順にパケ
ツトの蓄積を行い先着順にパケツトの出力を行う
優先先着順蓄積回路と、非優先端末からのパケツ
トを複数個先着順に蓄積を行い先着順に出力を行
う先着順蓄積回路と、優先端末からのパケツトを
受信した際に、前記先着順蓄積回路に一定個数以
下のパケツトが蓄積されていれば、先着順蓄積回
路から出力されるパケツトに優先して優先端末か
らの優先先着順蓄積回路を経由したパケツトを選
択し、一方前記先着順蓄積回路に一定個数以上の
パケツトが蓄積されていれば、優先端末からのパ
ケツトを優先先着順蓄積回路に待合せさせて前記
先着順蓄積回路にパケツトが一定個数以下になる
まで前記先着順蓄積回路から出力されるパケツト
の選択を行い、回線へ送信する機能を有するパケ
ツトセレクタ回路とを設けたパケツト分岐挿入装
置を提供する。
In order to achieve the above object, the present invention includes a priority first-come-first-served storage circuit that detects reception of packets from priority terminals, stores the packets on a first-come-first-served basis, and outputs the packets on a first-come-first-served basis; A first-come-first-served storage circuit stores multiple packets on a first-come, first-served basis and outputs them on a first-come, first-served basis.When a packet is received from a priority terminal, if the first-come-first-served storage circuit stores a certain number of packets or less, the first-come-first-served storage circuit outputs packets on a first-come, first-served basis. The packets from the priority terminal via the priority first-come-first-served storage circuit are selected in preference to the packets output from the circuit, and on the other hand, if more than a certain number of packets are stored in the first-come-first-served storage circuit, the packets from the priority terminal are selected. A packet selector having a function of queuing packets in a priority first-come-first-served storage circuit, selecting packets output from the first-come-first-served storage circuit until the number of packets in the first-come-first-served storage circuit becomes less than a certain number, and transmitting the selected packets to a line. The present invention provides a packet drop/drop insertion device provided with a circuit.

以下、図面を用いて本発明の実施例を説明す
る。
Embodiments of the present invention will be described below with reference to the drawings.

図は本発明の1実施例を示したものであり、1
は一定数優先パケツト分岐挿入装置、2は優先先
着順蓄積回路、3は先着順蓄積回路、4はパケツ
トセレクタ回路、5は一定数優先形パケツト分岐
挿入装置1に収容され、優先処理が行われる優先
端末、6は一定数優先形パケツト分岐挿入装置1
に収容され、非優先処理が行われる非優先端末、
7は優先端末5および非優先端末6からの受信パ
ケツトをパケツトセレクタ回路4によつて選択
し、パケツトを送信するため或いは優先端末5お
よび非優先端末6への送信パケツトを受信するた
めの回線(例えば、加入者線)である。
The figure shows one embodiment of the present invention.
2 is a priority first-come-first-served storage circuit; 3 is a first-come-first-served storage circuit; 4 is a packet selector circuit; 6 is a fixed number priority type packet add/drop device 1
non-priority terminals that are accommodated in and undergo non-priority processing;
7 is a line for selecting received packets from the priority terminal 5 and the non-priority terminal 6 by the packet selector circuit 4 and transmitting the packets, or for receiving the transmission packets to the priority terminal 5 and the non-priority terminal 6. (for example, a subscriber line).

以上の構成において、優先端末5からの受信パ
ケツトが優先先着順蓄積回路2によつて受信検出
されると、優先先着順蓄積回路2からの検出信号
は先着順蓄積回路3、パケツトセレクタ回路4に
渡される。この時先着順蓄積回路3に一定個数以
下のパケツトが蓄積されていれば、パケツトセレ
クタ回路4は先着順蓄積回路3からのパケツト出
力の終了を待つて加入者線7と優先端末5との優
先的な論理接続を行う。
In the above configuration, when a received packet from the priority terminal 5 is received and detected by the priority first-come-first-served storage circuit 2, the detection signal from the priority first-come-first-served storage circuit 2 is sent to the first-come-first-served storage circuit 3 and the packet selector circuit 4. passed to. At this time, if less than a certain number of packets are stored in the first-come-first-served storage circuit 3, the packet selector circuit 4 waits for the end of the packet output from the first-come-first-served storage circuit 3, and then connects the subscriber line 7 and the priority terminal 5. Make preferential logical connections.

一方先着順蓄積回路3に一定個数以上のパケツ
トが蓄積されていると、パケツトセレクタ回路4
は先着順蓄積回路3から出力するパケツトが終了
しても加入者線7と優先端末5との論理的な接続
は行なわず、先着順蓄積回路3のパケツトの個数
が一定個数以下になるまで、非優先端末6と加入
者線7との間で優先的な論理接続を行い、優先端
末5からのパケツトは優先先着順蓄積回路2にて
待合せさせられる。この時、論理的な接続が行な
われている加入者線7と優先端末5或いは加入者
線7と非優先端末6でパケツトの送信が一時的に
途切れる時には、論理的な接続が行なわれていな
い加入者線7と非優先端末6との間或いは加入者
線7と優先端末5との間でパケツトの送信を上記
の論理的な接続に挿入することが可能となり、蓄
積回路2或いは3に蓄積されているパケツト数を
減すためにパケツトの挿入が行われる。
On the other hand, if more than a certain number of packets are stored in the first-come, first-served storage circuit 3, the packet selector circuit 4
Even when the packets output from the first-come-first-served storage circuit 3 are finished, the subscriber line 7 and the priority terminal 5 are not logically connected, and the connection is continued until the number of packets in the first-come-first-served storage circuit 3 falls below a certain number. A preferential logical connection is made between the non-priority terminal 6 and the subscriber line 7, and packets from the priority terminal 5 are queued at the priority first-come-first-served storage circuit 2. At this time, if packet transmission is temporarily interrupted between the subscriber line 7 and the priority terminal 5 or between the subscriber line 7 and the non-priority terminal 6, which are logically connected, it means that the logical connection is not established. It becomes possible to insert packet transmission into the above logical connection between the subscriber line 7 and the non-priority terminal 6 or between the subscriber line 7 and the priority terminal 5, and the packet is stored in the storage circuit 2 or 3. Packet insertion is performed to reduce the number of packets being inserted.

ここで優先先着順蓄積回路2および先着順蓄積
回路3はフアーストインフアーストアウト
(FIFO)の入出力が可能であるメモリ回路、パ
ケツトセレクタ回路4は蓄積回路2の出力或いは
その出力と加入者線7との間を結び、マイクロコ
ンピユータの小規模の処理回路および伝送制御用
の大規模集積回路(LSI)の組み合せで実現でき
る論理回路である。
Here, the priority first-come-first-served storage circuit 2 and the first-come-first-served storage circuit 3 are memory circuits capable of first-in-first-out (FIFO) input/output, and the packet selector circuit 4 is a memory circuit capable of inputting/outputting first-in-first-out (FIFO). It is a logic circuit that connects the line 7 and can be realized by a combination of a small-scale processing circuit of a microcomputer and a large-scale integrated circuit (LSI) for transmission control.

以上述べたように現在のシステムに新たな端末
を追加する場合、従来回線を新設するか或いはパ
ケツト多重を行うパケツト多重化装置の導入が必
要であり、回線の導入設備経費、パケツト多重化
装置の導入経費は無視できないものである。本発
明によれば、複数のパケツト収容回線を選択する
ことにより単一回線へ挿入送信を行う簡単な論理
を用意すれば済み、複雑な伝送制御も最新の半導
体技術の進歩により数個のLSI(大規模集積回
路)で実現することが可能である。従つて、新ら
たに端末を追加する場合に本発明の装置を導入す
れば、安価な経費で済むこととなる。
As mentioned above, when adding a new terminal to the current system, it is necessary to either install a new conventional line or install a packet multiplexer that performs packet multiplexing. Introduction costs cannot be ignored. According to the present invention, by selecting multiple packet accommodating lines, it is only necessary to prepare a simple logic for inserting and transmitting to a single line, and complex transmission control can be performed using several LSIs ( This can be realized using large-scale integrated circuits). Therefore, if the device of the present invention is introduced when a new terminal is added, the cost will be low.

又優先、非優先の区別を必要としない時には、
一定個数の値を変化させることで可能となる。
Also, when there is no need to distinguish between priority and non-priority,
This is possible by changing a fixed number of values.

【図面の簡単な説明】[Brief explanation of the drawing]

図は本発明による一定数優先形パケツト分岐挿
入装置の一実施例を示す図である。 1……一定数優先形パケツト分岐挿入装置、2
……優先先着順蓄積回路、3……先着順蓄積回
路、4……パケツトセレクタ回路、5……優先端
末、6……非優先端末、7……加入者線。
The figure shows an embodiment of a fixed number priority type packet add/drop device according to the present invention. 1... fixed number priority type packet add/drop device, 2
. . . priority first-come-first-served storage circuit, 3 . . . first-come-first-served storage circuit, 4 . . . packet selector circuit, 5 .

Claims (1)

【特許請求の範囲】[Claims] 1 優先処理を行う第1の端末と非優先処理を行
う第2の端末およびこれら第1と第2の端末から
の受信パケツトを選択して送信を行い、前記端末
へ送信すべきパケツトを受信する回線を収容する
装置において、第1の端末からのパケツトの受信
検出を行い、先着順に蓄積しかつ先着順に出力す
る第1の先着順蓄積回路と、第2の端末からのパ
ケツトを先着順に蓄積しかつ先着順に出力する第
2の先着順蓄積回路と、第1の端末からのパケツ
トを受信した際に、第2の先着順蓄積回路に一定
個数以下のパケツトが蓄積されていれば、第2の
先着順蓄積回路から出力されるパケツトに優先し
て第1の端末からの第1の先着順蓄積回路を経由
したパケツトの選択を行い、一方第2の先着順蓄
積回路に一定個数以上のパケツトが蓄積されてい
れば、第1の端末からのパケツトを第1の先着順
蓄積回路にて待合せさせ、第2の先着順蓄積回路
に蓄積されているパケツトが一定個数以下になる
まで第2の先着順蓄積回路から出力されるパケツ
トの選択を行い、回線への送信を行う機能を有す
るパケツトセレクタ回路とを設けたことを特徴と
する一定数優先形パケツト分岐挿入装置。
1 Select and transmit a first terminal that performs priority processing, a second terminal that performs non-priority processing, and received packets from these first and second terminals, and receive packets that should be transmitted to the terminals. In the device accommodating the line, there is a first first-come-first-served storage circuit that detects reception of packets from a first terminal, stores them on a first-come-first-served basis, and outputs them on a first-come-first-served basis, and a first first-come-first-served storage circuit that stores packets from a second terminal on a first-come, first-served basis. and a second first-come-first-served storage circuit that outputs packets on a first-come, first-served basis. Packets from the first terminal via the first first-come-first-served storage circuit are selected in preference to packets output from the first-come-first-served storage circuit, while packets exceeding a certain number are sent to the second first-come-first-served storage circuit. If the packets are stored, the packets from the first terminal are queued at the first first-come-first-served storage circuit, and the packets are queued at the second first-come-first-served storage circuit until the number of packets stored in the second first-come-first-served storage circuit becomes less than a certain number. What is claimed is: 1. A constant number priority type packet add/drop device comprising a packet selector circuit having a function of selecting packets output from a forward storage circuit and transmitting the selected packets to a line.
JP10372880A 1980-07-30 1980-07-30 Constant-number priority type packet branching and inserting device Granted JPS5730446A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10372880A JPS5730446A (en) 1980-07-30 1980-07-30 Constant-number priority type packet branching and inserting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10372880A JPS5730446A (en) 1980-07-30 1980-07-30 Constant-number priority type packet branching and inserting device

Publications (2)

Publication Number Publication Date
JPS5730446A JPS5730446A (en) 1982-02-18
JPS6244737B2 true JPS6244737B2 (en) 1987-09-22

Family

ID=14361708

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10372880A Granted JPS5730446A (en) 1980-07-30 1980-07-30 Constant-number priority type packet branching and inserting device

Country Status (1)

Country Link
JP (1) JPS5730446A (en)

Also Published As

Publication number Publication date
JPS5730446A (en) 1982-02-18

Similar Documents

Publication Publication Date Title
US5802059A (en) Signal receiving apparatus
CA1193702A (en) End-to-end information memory arrangement in a line controller
US5132680A (en) Polling communication system with priority control
JP2761872B2 (en) Multiple information exchange method and apparatus therefor
JPS58501155A (en) Free time slot acquisition and transmission device for loop communication systems
CA1233225A (en) Trunk for packet switching
US5983291A (en) System for storing each of streams of data bits corresponding from a separator thereby allowing an input port accommodating plurality of data frame sub-functions concurrently
WO1998014015A9 (en) A method and apparatus for having multiple virtual paths in one serial i/o controller channel
US5267238A (en) Network interface units and communication system using network interface unit
EP0266126B1 (en) High speed digital trunk interface and method of using same
JPS6244737B2 (en)
US4530089A (en) Telecommunications digital switchblock utilizing control switch state maps
JPS6244736B2 (en)
EP0501446B1 (en) Multiple access communication system capable of deciding a connection route among a central station, repeater stations, and terminal stations
JPS6232668B2 (en)
JPH1093522A (en) Multiplex communication equipment and its communication test method
GB2188216A (en) Ring bus communications systems
JPS59141849A (en) Bidirectional catv system
JPS61245650A (en) Data transmission system
JPS6324578B2 (en)
JPH04345227A (en) Alarm transfer system
JPH0522289A (en) Multiple address communication control system
JPH06177900A (en) Ring type lan
JPH0315870B2 (en)
JPS5816823B2 (en) Communication method