JPS6226727B2 - - Google Patents

Info

Publication number
JPS6226727B2
JPS6226727B2 JP56213404A JP21340481A JPS6226727B2 JP S6226727 B2 JPS6226727 B2 JP S6226727B2 JP 56213404 A JP56213404 A JP 56213404A JP 21340481 A JP21340481 A JP 21340481A JP S6226727 B2 JPS6226727 B2 JP S6226727B2
Authority
JP
Japan
Prior art keywords
instruction
register
address
memory
indexing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56213404A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58115548A (ja
Inventor
Kazuhiko Gokon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP21340481A priority Critical patent/JPS58115548A/ja
Publication of JPS58115548A publication Critical patent/JPS58115548A/ja
Publication of JPS6226727B2 publication Critical patent/JPS6226727B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
JP21340481A 1981-12-29 1981-12-29 マイクロプログラム制御方式 Granted JPS58115548A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21340481A JPS58115548A (ja) 1981-12-29 1981-12-29 マイクロプログラム制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21340481A JPS58115548A (ja) 1981-12-29 1981-12-29 マイクロプログラム制御方式

Publications (2)

Publication Number Publication Date
JPS58115548A JPS58115548A (ja) 1983-07-09
JPS6226727B2 true JPS6226727B2 (de) 1987-06-10

Family

ID=16638656

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21340481A Granted JPS58115548A (ja) 1981-12-29 1981-12-29 マイクロプログラム制御方式

Country Status (1)

Country Link
JP (1) JPS58115548A (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6079431A (ja) * 1983-10-06 1985-05-07 Hitachi Ltd プログラマブルコントローラのパイプライン処理方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5230351A (en) * 1975-09-04 1977-03-08 Nippon Telegr & Teleph Corp <Ntt> Data processing unit
JPS5283042A (en) * 1975-12-29 1977-07-11 Fujitsu Ltd Instruction control system of information process device
JPS5537656A (en) * 1978-09-08 1980-03-15 Fujitsu Ltd Microprogram control system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5230351A (en) * 1975-09-04 1977-03-08 Nippon Telegr & Teleph Corp <Ntt> Data processing unit
JPS5283042A (en) * 1975-12-29 1977-07-11 Fujitsu Ltd Instruction control system of information process device
JPS5537656A (en) * 1978-09-08 1980-03-15 Fujitsu Ltd Microprogram control system

Also Published As

Publication number Publication date
JPS58115548A (ja) 1983-07-09

Similar Documents

Publication Publication Date Title
US4715013A (en) Coprocessor instruction format
EP0464615B1 (de) Mikrorechner ausgestattet mit einer DMA-Steuerung
US4729094A (en) Method and apparatus for coordinating execution of an instruction by a coprocessor
US4731736A (en) Method and apparatus for coordinating execution of an instruction by a selected coprocessor
US4750110A (en) Method and apparatus for executing an instruction contingent upon a condition present in another data processor
US5029073A (en) Method for fast establishing a co-processor to memory linkage by main processor
JP3707581B2 (ja) 自己整合スタック・ポインタを有するデータ処理システムおよびその方法
US5021991A (en) Coprocessor instruction format
EP0526911B1 (de) Verfahren und Vorrichtung zum Koordinieren einer Instruktionsausführung durch eine Zusatzdatenverarbeitungseinheit
US4821231A (en) Method and apparatus for selectively evaluating an effective address for a coprocessor
US4758950A (en) Method and apparatus for selectively delaying an interrupt of a coprocessor
EP0010196B1 (de) Kontrollschaltung und -verfahren für digitale Speicheranlagen
US4914578A (en) Method and apparatus for interrupting a coprocessor
US6012138A (en) Dynamically variable length CPU pipeline for efficiently executing two instruction sets
JP2690406B2 (ja) プロセッサおよびデータ処理システム
US4797816A (en) Virtual memory supported processor having restoration circuit for register recovering
US4994961A (en) Coprocessor instruction format
JPS6226727B2 (de)
US4758978A (en) Method and apparatus for selectively evaluating an effective address for a coprocessor
JP2826309B2 (ja) 情報処理装置
JPS6217773B2 (de)
JPH0754467B2 (ja) データ処理装置
JPS6134188B2 (de)
JPH07109589B2 (ja) 命令処理方式
US4811274A (en) Method and apparatus for selectively evaluating an effective address for a coprocessor