JPS62243302A - Method of attaching lead parts in electronic parts - Google Patents

Method of attaching lead parts in electronic parts

Info

Publication number
JPS62243302A
JPS62243302A JP8656986A JP8656986A JPS62243302A JP S62243302 A JPS62243302 A JP S62243302A JP 8656986 A JP8656986 A JP 8656986A JP 8656986 A JP8656986 A JP 8656986A JP S62243302 A JPS62243302 A JP S62243302A
Authority
JP
Japan
Prior art keywords
lead
substrate
board
lead frame
parts
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8656986A
Other languages
Japanese (ja)
Inventor
薫 酒井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP8656986A priority Critical patent/JPS62243302A/en
Publication of JPS62243302A publication Critical patent/JPS62243302A/en
Pending legal-status Critical Current

Links

Landscapes

  • Apparatuses And Processes For Manufacturing Resistors (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、一枚の電気絶縁性の基板上に複数の抵抗素子
を集積したもの、若しくはラグネットワークのように成
る機能を持たせたもの等のようなネットワーク抵抗器、
各種電気素子や磁気素子を多層に配設するハイブリッド
IC等の電子部品の製造方法に係り、詳しくはこのよう
ないわゆる多ピン型の電子部品における基板へ、リード
部を装着する方法に関するものである。
[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to a device in which a plurality of resistance elements are integrated on a single electrically insulating substrate, or a device having a function like a lag network. network resistor, such as
The present invention relates to a method of manufacturing electronic components such as hybrid ICs in which various electric elements and magnetic elements are arranged in multiple layers, and more specifically relates to a method of attaching a lead portion to a substrate in such a so-called multi-pin type electronic component. .

〔従来の技術とその問題点〕[Conventional technology and its problems]

例えば、いわゆるネットワーク抵抗器においては、第6
図に示すように、セラミック等の電気絶縁性の基板20
上に、厚膜または薄膜の複数の抵抗素子21を所定の形
状とおりにパターン印刷、焼成するなどして形成し、下
塗り後所定の抵抗値となるようにトリミングし、各抵抗
素子21に電気的に接続されるように、基板20左右両
側端部の電極部23箇所にリードフレーム22を装着後
、該リードフレーム22の取付は部を含み基板の外周を
合成樹脂により外装モールド、パウダーコート、ガラス
コート等により保護外装24するのが通常である。後に
前記リードフレーム22の連結箇所を切断分離し、て各
リート部25となるようにする。
For example, in a so-called network resistor, the sixth
As shown in the figure, an electrically insulating substrate 20 made of ceramic or the like
A plurality of thick film or thin film resistance elements 21 are formed on the top by pattern printing and baking in a predetermined shape, and after undercoating, trimming is performed to have a predetermined resistance value, and each resistance element 21 is electrically connected. After attaching the lead frame 22 to the 23 electrode parts on the left and right ends of the board 20, the outer periphery of the board, including the parts, is covered with a synthetic resin, using an exterior mold, powder coating, or glass. It is usual to provide a protective exterior 24 with a coat or the like. Afterwards, the connecting portions of the lead frame 22 are cut and separated to form each lead portion 25.

前記基板20へのリードフレーム22の装着に際して、
従来の技術では第5図に示すように、所定の本数のリー
ド部25が片側に一体的に突出するように打抜き成形さ
れた櫛状のリードフレーム22を用意する。
When attaching the lead frame 22 to the substrate 20,
In the conventional technique, as shown in FIG. 5, a comb-shaped lead frame 22 is prepared, which is punched and formed so that a predetermined number of lead parts 25 integrally protrude from one side.

このとき第6図に示すように、前記各リード部25には
、その突出端縁からリード部25の長手方向に沿って適
宜長さの切り線26を施し、一方を直線状の端部25a
に形成する一方、他方の端部25bを湾曲させて、基板
20をその表裏から挟持するように構成しし、この左右
一対のり一トフレーム22を基板20の左右両側から近
付けて挟持し、さらにその後、その挟持状態を強固にす
るため、前記両端部25a、25bを上下から押圧する
ようにしていた。
At this time, as shown in FIG. 6, each of the lead parts 25 is provided with a cut line 26 of an appropriate length along the longitudinal direction of the lead part 25 from its protruding edge, and one end is formed into a straight end 25a.
while the other end 25b is curved so as to sandwich the substrate 20 from the front and back sides, and the pair of left and right glue frames 22 are approached from both left and right sides of the substrate 20 to sandwich it. Thereafter, in order to strengthen the sandwiched state, both ends 25a and 25b were pressed from above and below.

このようなリード部の装着方法では、次のような問題点
が生じていた。
This method of attaching the lead portion has the following problems.

即ち、基板20端部へ前記両端部25a、25bの挿入
を円滑に行うため、各リードフレーム22における前記
一方の端部25aを屈曲形成すると共に、両端部25 
a、  25 b間の隙間寸法が基板20の厚さより大
きくなるよう予め形成する必要があり、リードフレーム
の形成のためのコストが上昇する。
That is, in order to smoothly insert the ends 25a and 25b into the ends of the substrate 20, the one end 25a of each lead frame 22 is bent, and the ends 25a and 25b are bent.
It is necessary to form the gap between a and 25b in advance so that it is larger than the thickness of the substrate 20, which increases the cost for forming the lead frame.

前記両端部25a、25bを基板20に挟持するために
は、基板20の厚さ方向から左右一対のリードフレーム
22を近付ける工程が必要であると共に、基板20とリ
ードフレーム22とを両者の厚さ方向において、互いに
平行状に配置セントする必要があり、この工程のための
作業機の構造が複雑となる。
In order to sandwich the ends 25a and 25b between the substrate 20, it is necessary to move the pair of left and right lead frames 22 closer to each other from the thickness direction of the substrate 20, and also to separate the substrate 20 and the lead frames 22 so that their thicknesses are equal to each other. It is necessary to arrange them parallel to each other in the direction, and the structure of the working machine for this process becomes complicated.

前記各リードフレーム22が基板20からずれ落ちない
ようにするため、挿入作業後、前記両端部25a、25
bの上下から基板20の表裏両面を押圧する作業工程が
必要となる。
In order to prevent each lead frame 22 from slipping off the board 20, after the insertion operation, the both ends 25a, 25
A work step is required to press both the front and back sides of the substrate 20 from above and below.

従って、作業工程数が増加し、抵抗器の製造能率を高め
ることができないと云う問題がある。
Therefore, there is a problem that the number of work steps increases and the manufacturing efficiency of the resistor cannot be improved.

さらに、基板20の表裏を挟持する強度を前記両端部2
5a、25bに与えるため、各々の幅寸法が一定以上必
要となり、従って各リー「部25の幅寸法を狭くするこ
とができない。
Furthermore, the strength for sandwiching the front and back sides of the substrate 20 is increased by the strength of the both ends 2.
5a and 25b, each of the widths must be greater than a certain level, and therefore the width of each leeway portion 25 cannot be made narrower.

従って、基板20上の複数の抵抗素子21の相隣接する
間隔を短くできないことになり、リード部25の数が多
くなる程ネットワーク抵抗器の小型化が困難になると云
う問題もあった。
Therefore, it is impossible to shorten the distance between the plurality of resistive elements 21 on the substrate 20, and as the number of lead portions 25 increases, it becomes difficult to miniaturize the network resistor.

同様な問題はハイブリッドICにおいても生じていた。Similar problems have also occurred in hybrid ICs.

本発明は、前記の諸問題点を解決することを目的として
なされたものである。
The present invention has been made to solve the above-mentioned problems.

〔問題点を解決するための手段〕[Means for solving problems]

このため本発明は、電気絶縁性の基板に、予め抵抗素子
等の回路素子及び/または導体と、これらの回路素子及
び/または導体に接続できる導体膜とを成形し、該各導
体膜にリードフレームにおける平坦状のり一1゛部を接
当させるように前記基板とリードフレームとを重ね合わ
せ、その導体膜とリード部とを半田等により接着する方
法を採用したものである。
Therefore, in the present invention, circuit elements such as resistive elements and/or conductors, and conductor films that can be connected to these circuit elements and/or conductors are formed in advance on an electrically insulating substrate, and leads are attached to each conductor film. This method employs a method in which the substrate and the lead frame are overlapped so that the flat glue portions of the frame are in contact with each other, and the conductor film and the lead portion are bonded by soldering or the like.

〔発明の作用・効果〕[Action/effect of the invention]

本発明では、リードフレームにおける平坦状のリード部
に、抵抗器における基板やハイブリッドIC等の電子部
品における多層配線基板などの電気絶縁性を有する基板
の広巾面に形成された電極膜等の導体膜が接当するよう
に、基板とリードフレームを重ねるので、両者間の位置
合わせが容易となり、従来のリード部における一対の端
部にて基板をその厚さ方向に挟持する場合のように、基
板の薄い厚さ方向にリードフレームを近付けるときのよ
うな位置合わせの困難性が無くなると共に、本発明では
挟持作業も不要となり、作業工程を大幅に簡略化できる
。そのための作業機械も複雑にする必要がない。
In the present invention, a conductive film such as an electrode film is formed on a flat lead portion of a lead frame on a wide surface of an electrically insulating board such as a board in a resistor or a multilayer wiring board in an electronic component such as a hybrid IC. Since the board and lead frame are overlapped so that they are in contact with each other, alignment between the two is easy. In addition to eliminating the difficulty of positioning when approaching the lead frame in the direction of its thinner thickness, the present invention also eliminates the need for clamping work, and can greatly simplify the work process. There is no need to complicate the working machine for this purpose.

また、基板の左右両側の導体部からリード部を突出させ
る場合にも、本発明によれば、枠状のリードフレームに
リード部が左右両側から一体的に突出させた形状のもの
を採用して、基板をそのリード部の平坦面に載置するよ
うに重ねることもでき、一層位置合わせの作業性が向上
する。
Furthermore, when the lead portions are made to protrude from the conductor portions on both the left and right sides of the board, according to the present invention, a frame-shaped lead frame with the lead portions integrally protruding from both the left and right sides is adopted. It is also possible to stack the substrates so as to place them on the flat surfaces of the lead portions, further improving the workability of positioning.

リードフレームにおける平坦なリード部と同じく平坦な
基板の導体膜との接着は、両者を仮付けしたのち通常の
ディップ式半田付け、リフロー炉加熱によるハンダリフ
ロ一方式、レーザー等による熱パルスを加えて接着する
ウェルディング方式や加圧と加熱によるスポット溶接等
の種々の方式を採用することができ、必要に応して接着
部の強度を向」ニさせることができる。
To bond the flat lead part of the lead frame to the conductive film of the similarly flat board, after temporarily attaching both, use normal dip soldering, one-way solder reflow by heating in a reflow oven, or bonding by applying heat pulses using a laser, etc. Various methods can be employed, such as a welding method using pressure and heat, and spot welding using pressure and heat, and the strength of the bonded portion can be improved as necessary.

従来のり一り部の一対の端部にて挟持する方法であると
、挟持部における基板との接合強度を確保するため、そ
の挟持部の外周を含み基板の表裏全体を、合成樹脂等に
よりさらにパッケージする必要があるが、本発明では、
基板における導体膜とリード部とを接当状態にて半田付
番ノ等に強固に接着ができることになり、多層配線基板
等のように、基板における片面または両面に形成した抵
抗素子、等の電気素子、コンデンサ等の磁気素子等の回
路素子の表面部分を覆う外装コートのみで済ますことが
でき、抵抗器等の電子部品の製作コストを大幅に低減さ
せることができるとともに、基板における回路素子や導
体膜の無い側面への外装厚さを省略してその分のコンバ
ク1−化も図ることができる。
In the conventional method of clamping between a pair of glued ends, in order to ensure the strength of the bond with the board at the clamping part, the entire front and back of the board, including the outer periphery of the clamping part, is further coated with synthetic resin or the like. Although it is necessary to package it, in the present invention,
When the conductive film and the lead part on the board are in contact with each other, it can be firmly bonded to the solder plate, etc., and it is possible to bond electrically, such as resistive elements formed on one or both sides of the board, such as in multilayer wiring boards. By simply applying an exterior coat to cover the surface of circuit elements such as elements and magnetic elements such as capacitors, it is possible to significantly reduce the manufacturing cost of electronic components such as resistors, and to protect the circuit elements and conductors on the board. It is also possible to omit the thickness of the outer covering on the side surface where there is no membrane, thereby making it possible to create a compact structure by that amount.

従来では基板の端部を挟持するためのリード部における
一対の端部が当該リード部の幅方向に位置するので、基
板における各抵抗素子等の回路素子および/または導体
に対するリード部を並列状に配置するとき、その隣接す
るピンチ間隔を狭くする場合の制約を受けたが、本発明
では、前記従来の場合における片側の端部に相当する平
坦なリード部の幅寸法だけで済み、多数の抵抗素子等の
回路素子および/またはジャンパー線等の導体を一枚の
基板における片面または両面に形成してそのリード部を
並列配置する場合の当該リート部の設置間隔であるピン
チを縮小でき、抵抗器やIC等の電子部品をコンパクト
化することができると云う効果も奏する。
Conventionally, a pair of ends of a lead part for holding the ends of the board are located in the width direction of the lead part, so the leads for each circuit element such as a resistor element and/or conductor on the board are arranged in parallel. However, in the present invention, only the width dimension of the flat lead portion corresponding to one end in the conventional case is required, and a large number of resistors can be arranged. When circuit elements such as elements and/or conductors such as jumper wires are formed on one or both sides of a single board and their lead parts are arranged in parallel, the pinch that is the installation interval of the lead parts can be reduced. It also has the effect that electronic components such as ICs and ICs can be made more compact.

〔実施例〕〔Example〕

次に本発明をネットワーク抵抗器に適用した実施例につ
いて説明すると、第1図は金属製の帯板状のリードフレ
ーム1で、窓箇所la内に左右両側からリード部2を並
列状に一部ピンチ(例えば0.635 mm)にて突出
するように打ち抜いである。
Next, an embodiment in which the present invention is applied to a network resistor will be described. FIG. 1 shows a lead frame 1 in the form of a metal strip, with lead portions 2 partially arranged in parallel from both left and right sides within a window area la. It is punched out with a pinch (for example, 0.635 mm) to protrude.

この各リード部2は自由端側が、後述する基板3の片面
に接当てきるように断面り字状に屈曲形成させである。
Each of the lead portions 2 is bent so that the free end side thereof can come into contact with one side of a substrate 3, which will be described later, in a cross-sectional shape.

符号3はセラミック製等の電気絶縁性の基板で、大きな
板片に予め設けられた溝等の弱化線箇所に沿って分割す
ることにより、後述の抵抗素子等の成形後に、製品とな
る大きさく例えば、縦5 val、横14in、厚さO
−6〜0 、7 vava )の角状のチップに形成で
きる。
Reference numeral 3 is an electrically insulating substrate made of ceramic or the like. By dividing a large plate along weakened lines such as grooves, it can be made into a size that will become a product after forming resistive elements, etc., which will be described later. For example, length 5 val, width 14 inches, thickness O
-6~0,7va) can be formed into a square chip.

基板3の片面(下面)には、電気抵抗体となる抵抗用ペ
ーストをパターン印刷、焼成等により焼付成形すること
により、厚膜又は薄膜(例えば厚さ0.635 mm)
の抵抗素子4を形成する。該抵抗素子4の左右両側端部
に電気的に接続できるAgやAg−Pd等の導電性のペ
ーストをパターン印刷により左右一対の導体膜5.5を
塗布成形する。従って、抵抗素子4の左右両側端部には
前記両導体膜5゜5が一部重複している。
On one side (lower side) of the substrate 3, a thick or thin film (for example, 0.635 mm thick) is formed by pattern printing, baking, etc., a resistive paste that will become an electrical resistor.
A resistive element 4 is formed. A pair of left and right conductor films 5.5 are applied and formed by pattern printing a conductive paste such as Ag or Ag-Pd that can be electrically connected to the left and right end portions of the resistance element 4. Therefore, both the conductor films 5.5 partially overlap at both left and right end portions of the resistive element 4.

次に、第3図に示すように、この基板3を、その抵抗素
子4が下向きとなるようにして前記リードフレームlに
おけるリード部2の上面に重ね、基板3における各導体
膜5,5にリード部2の平項部が接当するようにする。
Next, as shown in FIG. 3, this substrate 3 is stacked on the upper surface of the lead part 2 of the lead frame l with the resistor element 4 facing downward, and each conductor film 5, 5 of the substrate 3 is The flat part of the lead part 2 should be brought into contact with the lead part 2.

この状態にて、前記各リード部2と導体膜5とが電気的
に接続できるように半田付は等の工程を経て両者を接着
する。
In this state, each of the lead parts 2 and the conductor film 5 are bonded through a process such as soldering so that they can be electrically connected.

この接着工程は、リードフレームにおける平坦なリード
部2と同じく平坦な基板の導体膜5.5とのいずれか一
方または双方に予め予備半田を施した後に、ディップ式
半田槽に浸漬して両者を接着する、いわゆる半田付け、
リード部2に基板3の導体膜5,5を載せたままりフロ
ー炉内で加熱して導体膜5.5をリード部2に溶融接着
するハンダリフロ一方式、さらには、リート部2と導体
膜5との接当箇所にレーザー等により熱ハルスを加えて
接着するウェルディング方式を採用したり、前記リード
部2と導体膜5の接触箇所に加圧と加熱するいわゆるス
ポット溶接等の種々の方式を採用することができる。
In this bonding process, preliminary soldering is applied to either or both of the flat lead portion 2 of the lead frame and the similarly flat conductor film 5.5 of the substrate, and then both are immersed in a dip-type solder bath. Bonding, so-called soldering,
A solder reflow method in which the conductor films 5, 5 of the substrate 3 are placed on the lead part 2 is heated in a flow furnace to melt and bond the conductor film 5.5 to the lead part 2; Various methods are used, such as a welding method in which a thermal halus is applied to the contact point using a laser or the like, or a so-called spot welding method in which pressure and heat are applied to the contact point between the lead part 2 and the conductor film 5. Can be adopted.

このように基板3とリードフレーム1とを接着したのち
、基板3における前記抵抗素子4の表面及びリード部2
と導体膜5との接着部分番保護するため、ガラスコート
を塗布焼成する等による保護外装6を施しく第4図参照
)、シかる後、前記リードフレーム1を切断して隣接す
るリード部2を分離すれば、製品としての抵抗器が完成
する。
After bonding the substrate 3 and the lead frame 1 in this way, the surface of the resistive element 4 and the lead portion 2 on the substrate 3 are
In order to protect the adhesive part between the lead frame 1 and the conductor film 5, a protective sheath 6 is applied by coating and baking a glass coat (see FIG. 4), and then the lead frame 1 is cut to protect the adjacent lead part 2. Once separated, the resistor as a product is completed.

このように、本発明に従えば、従来のリード部における
一対の端部で基板を挟持する場合のように、基板とリー
ドフレームとを両者の板厚さ方向に接近させる位置合わ
せの困難性や作業の複雑な工程を省略でき、抵抗器の製
作工程を簡略化できると共に、そのための装置も複雑に
しなくて良い。
As described above, according to the present invention, it is difficult to align the board and the lead frame so that they approach each other in the direction of their thickness, as in the case where the board is held between a pair of ends of the conventional lead part. Complicated work steps can be omitted, the resistor manufacturing process can be simplified, and the equipment for that purpose does not need to be complicated.

従来では、基板を挟持するための一対の端部がリート部
の幅方向に位置するので、基板における各抵抗素子に対
するリート部を並列状に配置するとき、その隣接するピ
ンチ間隔を狭くする場合の制約を受けたが、本発明では
、前記従来の場合における片側の端部に相当する平坦な
り一り部2の幅寸法だけで済み、多数の抵抗素子4など
の回路素子および/または導体を一枚の基板3の片面ま
たは両面に形成してそれに対してリート部2を並列配置
する場合のピッチを縮小でき、抵抗器をコンパクト化す
ることができると云う効果も奏する。
Conventionally, a pair of ends for sandwiching the board are located in the width direction of the reat part, so when arranging the reat parts for each resistance element on the board in parallel, it is necessary to narrow the interval between adjacent pinches. However, in the present invention, only the width dimension of the flat curved portion 2 corresponding to one end in the conventional case is required, and a large number of circuit elements such as resistive elements 4 and/or conductors can be connected together. It is also possible to reduce the pitch when forming on one or both sides of a single substrate 3 and arranging the REEAT portions 2 in parallel thereto, thereby making it possible to make the resistor more compact.

本発明は、ハイブリッドIC等の電子部品に対しても同
様に適用できることは云うまでもない。
It goes without saying that the present invention can be similarly applied to electronic components such as hybrid ICs.

【図面の簡単な説明】[Brief explanation of drawings]

第1図から第4図までは本発明の実施例を示し、第1図
はリードフレームの平面図、第2図は基板の下面図、第
3図は本発明方法を示す斜視図、第4図は完成した抵抗
器の断面図、第5図から第7図は従来技術を示し、第5
図はり−I・フレームの平面図、第6図は基板とIJ 
−Fフレームの斜視図、第7図は抵抗器の断面図である
。 1.22・・・・リードフレーム、1a・・・・窓箇所
、2.25・・・・リード部、3,20・・・・基板、
5゜5・・・・導体膜、6・・・・保護外装、4.21
・・・・抵抗素子、23・・・・電極部、25a、25
b・・・・端部、26・・・・切り線。
1 to 4 show embodiments of the present invention, in which FIG. 1 is a plan view of a lead frame, FIG. 2 is a bottom view of a substrate, FIG. 3 is a perspective view showing the method of the present invention, and FIG. The figure is a sectional view of a completed resistor, Figures 5 to 7 show the prior art, and Figures 5 to 7 show the prior art.
Diagram - I frame plan view, Figure 6 shows the board and IJ
-F A perspective view of the frame, and FIG. 7 is a sectional view of the resistor. 1.22... Lead frame, 1a... Window location, 2.25... Lead part, 3, 20... Board,
5゜5...Conductor film, 6...Protective exterior, 4.21
... Resistance element, 23 ... Electrode part, 25a, 25
b: End, 26: Cut line.

Claims (1)

【特許請求の範囲】[Claims] (1)電気絶縁性の基板に、予め抵抗素子等の回路素子
及び/または導体と、これらの回路素子及び/または導
体に接続できる導体膜とを成形し、該各導体膜にリード
フレームにおける平坦状のリード部を接当させるように
前記基板とリードフレームとを重ね合わせ、その導体膜
とリード部とを半田等により接着することを特徴とする
電子部品におけるリード部の装着方法。
(1) Circuit elements such as resistive elements and/or conductors and conductor films that can be connected to these circuit elements and/or conductors are formed in advance on an electrically insulating substrate, and each conductor film has a flat surface on the lead frame. A method for attaching a lead part in an electronic component, characterized in that the substrate and the lead frame are overlapped so that the shaped lead parts are brought into contact with each other, and the conductive film and the lead part are bonded by soldering or the like.
JP8656986A 1986-04-15 1986-04-15 Method of attaching lead parts in electronic parts Pending JPS62243302A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8656986A JPS62243302A (en) 1986-04-15 1986-04-15 Method of attaching lead parts in electronic parts

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8656986A JPS62243302A (en) 1986-04-15 1986-04-15 Method of attaching lead parts in electronic parts

Publications (1)

Publication Number Publication Date
JPS62243302A true JPS62243302A (en) 1987-10-23

Family

ID=13890645

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8656986A Pending JPS62243302A (en) 1986-04-15 1986-04-15 Method of attaching lead parts in electronic parts

Country Status (1)

Country Link
JP (1) JPS62243302A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02121360A (en) * 1988-10-28 1990-05-09 Ibiden Co Ltd Electronic component mounting substrate

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5074769A (en) * 1973-11-09 1975-06-19
JPS5812401U (en) * 1981-07-20 1983-01-26 株式会社中国機械製作所 Saw pressing device of band saw sawmill
JPS6033284A (en) * 1983-08-01 1985-02-20 日本油脂株式会社 Manufacture of water-in-oil type emulsion explosive

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5074769A (en) * 1973-11-09 1975-06-19
JPS5812401U (en) * 1981-07-20 1983-01-26 株式会社中国機械製作所 Saw pressing device of band saw sawmill
JPS6033284A (en) * 1983-08-01 1985-02-20 日本油脂株式会社 Manufacture of water-in-oil type emulsion explosive

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02121360A (en) * 1988-10-28 1990-05-09 Ibiden Co Ltd Electronic component mounting substrate

Similar Documents

Publication Publication Date Title
JP2931477B2 (en) Thin film magnetic head structure and method of manufacturing the same
JPS62243302A (en) Method of attaching lead parts in electronic parts
JP3118509B2 (en) Chip resistor
JPH0553281B2 (en)
JPS5950596A (en) Chip type electronic part and method of producing same
JPH0742164U (en) Electronic component mounting circuit board
JPH05135902A (en) Rectangular type chip resistor and manufacture thereof
JPH04372101A (en) Square-shaped chip resistor and its manufacture
JP2806802B2 (en) Chip resistor
JPH01289151A (en) Integrated circuit device
JPH0666544B2 (en) Circuit board manufacturing method
JPH05283280A (en) Chip-shaped laminated ceramic capacitor
JPH0513201A (en) Square chip resistance
JPH087636Y2 (en) Film connector with electronic components
JP2963420B2 (en) Square chip electronic components
JPH0487356A (en) Production of hybrid integrated circuit
JP3323140B2 (en) Chip resistor
JP2000261123A (en) Mounting structure of chip resistor and mounting method thereof
JP3172673B2 (en) Manufacturing method of chip resistor
JPH0653004A (en) Rectangular chip resistor and its manufacture
JP3323156B2 (en) Chip resistor
JPH062222Y2 (en) Multiple board circuit module
JP2773707B2 (en) Manufacturing method of hybrid integrated circuit device
JP3435419B2 (en) Chip resistor
JPS6361796B2 (en)